2012-08-15 06:31:32 +00:00
|
|
|
/*-
|
2017-11-27 15:04:10 +00:00
|
|
|
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
|
|
|
*
|
2014-12-25 17:28:26 +00:00
|
|
|
* Copyright (c) 2011 Ben Gray <ben.r.gray@gmail.com>.
|
|
|
|
* Copyright (c) 2014 Luiz Otavio O Souza <loos@FreeBSD.org>.
|
2012-08-15 06:31:32 +00:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
2014-12-25 17:28:26 +00:00
|
|
|
* Beware that the OMAP4 datasheet(s) lists GPIO banks 1-6, whereas the code
|
|
|
|
* here uses 0-5.
|
2012-08-15 06:31:32 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
#include "opt_platform.h"
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/bus.h>
|
|
|
|
|
|
|
|
#include <sys/kernel.h>
|
|
|
|
#include <sys/module.h>
|
2016-04-04 09:29:30 +00:00
|
|
|
#include <sys/proc.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
#include <sys/rman.h>
|
|
|
|
#include <sys/lock.h>
|
|
|
|
#include <sys/mutex.h>
|
|
|
|
#include <sys/gpio.h>
|
2014-12-25 17:28:26 +00:00
|
|
|
#include <sys/interrupt.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
|
|
|
|
#include <machine/bus.h>
|
2016-04-04 09:29:30 +00:00
|
|
|
#include <machine/intr.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
#include <machine/resource.h>
|
|
|
|
|
2014-05-26 18:02:36 +00:00
|
|
|
#include <arm/ti/ti_cpuid.h>
|
2014-10-18 17:51:34 +00:00
|
|
|
#include <arm/ti/ti_gpio.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
#include <arm/ti/ti_scm.h>
|
2020-07-30 14:45:05 +00:00
|
|
|
#include <arm/ti/ti_sysc.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2015-01-31 19:32:14 +00:00
|
|
|
#include <dev/gpio/gpiobusvar.h>
|
2012-08-15 06:31:32 +00:00
|
|
|
#include <dev/ofw/openfirm.h>
|
|
|
|
#include <dev/ofw/ofw_bus.h>
|
|
|
|
#include <dev/ofw/ofw_bus_subr.h>
|
|
|
|
|
|
|
|
#include "gpio_if.h"
|
2014-10-18 17:51:34 +00:00
|
|
|
#include "ti_gpio_if.h"
|
2016-04-04 09:29:30 +00:00
|
|
|
#include "pic_if.h"
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-22 16:29:15 +00:00
|
|
|
#if !defined(SOC_OMAP4) && !defined(SOC_TI_AM335X)
|
|
|
|
#error "Unknown SoC"
|
|
|
|
#endif
|
|
|
|
|
2014-04-01 18:46:56 +00:00
|
|
|
/* Register definitions */
|
|
|
|
#define TI_GPIO_REVISION 0x0000
|
|
|
|
#define TI_GPIO_SYSCONFIG 0x0010
|
|
|
|
#define TI_GPIO_IRQSTATUS_RAW_0 0x0024
|
|
|
|
#define TI_GPIO_IRQSTATUS_RAW_1 0x0028
|
2016-04-04 09:29:30 +00:00
|
|
|
#define TI_GPIO_IRQSTATUS_0 0x002C /* writing a 0 has no effect */
|
|
|
|
#define TI_GPIO_IRQSTATUS_1 0x0030 /* writing a 0 has no effect */
|
|
|
|
#define TI_GPIO_IRQSTATUS_SET_0 0x0034 /* writing a 0 has no effect */
|
|
|
|
#define TI_GPIO_IRQSTATUS_SET_1 0x0038 /* writing a 0 has no effect */
|
|
|
|
#define TI_GPIO_IRQSTATUS_CLR_0 0x003C /* writing a 0 has no effect */
|
|
|
|
#define TI_GPIO_IRQSTATUS_CLR_1 0x0040 /* writing a 0 has no effect */
|
2014-04-01 18:46:56 +00:00
|
|
|
#define TI_GPIO_IRQWAKEN_0 0x0044
|
|
|
|
#define TI_GPIO_IRQWAKEN_1 0x0048
|
|
|
|
#define TI_GPIO_SYSSTATUS 0x0114
|
|
|
|
#define TI_GPIO_IRQSTATUS1 0x0118
|
|
|
|
#define TI_GPIO_IRQENABLE1 0x011C
|
|
|
|
#define TI_GPIO_WAKEUPENABLE 0x0120
|
|
|
|
#define TI_GPIO_IRQSTATUS2 0x0128
|
|
|
|
#define TI_GPIO_IRQENABLE2 0x012C
|
|
|
|
#define TI_GPIO_CTRL 0x0130
|
|
|
|
#define TI_GPIO_OE 0x0134
|
|
|
|
#define TI_GPIO_DATAIN 0x0138
|
|
|
|
#define TI_GPIO_DATAOUT 0x013C
|
2016-04-04 09:29:30 +00:00
|
|
|
#define TI_GPIO_LEVELDETECT0 0x0140 /* RW register */
|
|
|
|
#define TI_GPIO_LEVELDETECT1 0x0144 /* RW register */
|
|
|
|
#define TI_GPIO_RISINGDETECT 0x0148 /* RW register */
|
|
|
|
#define TI_GPIO_FALLINGDETECT 0x014C /* RW register */
|
2014-04-01 18:46:56 +00:00
|
|
|
#define TI_GPIO_DEBOUNCENABLE 0x0150
|
|
|
|
#define TI_GPIO_DEBOUNCINGTIME 0x0154
|
|
|
|
#define TI_GPIO_CLEARWKUPENA 0x0180
|
|
|
|
#define TI_GPIO_SETWKUENA 0x0184
|
|
|
|
#define TI_GPIO_CLEARDATAOUT 0x0190
|
|
|
|
#define TI_GPIO_SETDATAOUT 0x0194
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-04-01 18:46:56 +00:00
|
|
|
/* Other SoC Specific definitions */
|
2014-05-26 18:02:36 +00:00
|
|
|
#define OMAP4_FIRST_GPIO_BANK 1
|
|
|
|
#define OMAP4_INTR_PER_BANK 1
|
|
|
|
#define OMAP4_GPIO_REV 0x50600801
|
|
|
|
#define AM335X_FIRST_GPIO_BANK 0
|
|
|
|
#define AM335X_INTR_PER_BANK 2
|
|
|
|
#define AM335X_GPIO_REV 0x50600801
|
|
|
|
#define PINS_PER_BANK 32
|
2014-12-24 04:24:08 +00:00
|
|
|
#define TI_GPIO_MASK(p) (1U << ((p) % PINS_PER_BANK))
|
2014-05-26 18:02:36 +00:00
|
|
|
|
2020-07-30 14:45:05 +00:00
|
|
|
#define OMAP4_GPIO1_REV 0x00000
|
|
|
|
#define OMAP4_GPIO2_REV 0x55000
|
|
|
|
#define OMAP4_GPIO3_REV 0x57000
|
|
|
|
#define OMAP4_GPIO4_REV 0x59000
|
|
|
|
#define OMAP4_GPIO5_REV 0x5b000
|
|
|
|
#define OMAP4_GPIO6_REV 0x5d000
|
|
|
|
|
|
|
|
#define AM335X_GPIO0_REV 0x07000
|
|
|
|
#define AM335X_GPIO1_REV 0x4C000
|
|
|
|
#define AM335X_GPIO2_REV 0xAC000
|
|
|
|
#define AM335X_GPIO3_REV 0xAE000
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
static int ti_gpio_intr(void *arg);
|
2015-01-31 12:17:07 +00:00
|
|
|
static int ti_gpio_detach(device_t);
|
2014-12-25 17:28:26 +00:00
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
static int ti_gpio_pic_attach(struct ti_gpio_softc *sc);
|
|
|
|
static int ti_gpio_pic_detach(struct ti_gpio_softc *sc);
|
|
|
|
|
2014-05-26 18:02:36 +00:00
|
|
|
static u_int
|
|
|
|
ti_first_gpio_bank(void)
|
|
|
|
{
|
|
|
|
switch(ti_chip()) {
|
|
|
|
#ifdef SOC_OMAP4
|
|
|
|
case CHIP_OMAP_4:
|
|
|
|
return (OMAP4_FIRST_GPIO_BANK);
|
|
|
|
#endif
|
|
|
|
#ifdef SOC_TI_AM335X
|
|
|
|
case CHIP_AM335X:
|
|
|
|
return (AM335X_FIRST_GPIO_BANK);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint32_t
|
|
|
|
ti_gpio_rev(void)
|
|
|
|
{
|
|
|
|
switch(ti_chip()) {
|
|
|
|
#ifdef SOC_OMAP4
|
|
|
|
case CHIP_OMAP_4:
|
|
|
|
return (OMAP4_GPIO_REV);
|
|
|
|
#endif
|
|
|
|
#ifdef SOC_TI_AM335X
|
|
|
|
case CHIP_AM335X:
|
|
|
|
return (AM335X_GPIO_REV);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
return (0);
|
|
|
|
}
|
2012-08-15 06:31:32 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Macros for driver mutex locking
|
|
|
|
*/
|
2014-12-25 17:28:26 +00:00
|
|
|
#define TI_GPIO_LOCK(_sc) mtx_lock_spin(&(_sc)->sc_mtx)
|
|
|
|
#define TI_GPIO_UNLOCK(_sc) mtx_unlock_spin(&(_sc)->sc_mtx)
|
2014-04-01 18:46:56 +00:00
|
|
|
#define TI_GPIO_LOCK_INIT(_sc) \
|
2014-12-25 17:28:26 +00:00
|
|
|
mtx_init(&_sc->sc_mtx, device_get_nameunit((_sc)->sc_dev), \
|
|
|
|
"ti_gpio", MTX_SPIN)
|
|
|
|
#define TI_GPIO_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_mtx)
|
|
|
|
#define TI_GPIO_ASSERT_LOCKED(_sc) mtx_assert(&(_sc)->sc_mtx, MA_OWNED)
|
|
|
|
#define TI_GPIO_ASSERT_UNLOCKED(_sc) mtx_assert(&(_sc)->sc_mtx, MA_NOTOWNED)
|
2012-08-15 06:31:32 +00:00
|
|
|
|
|
|
|
/**
|
2014-12-24 04:24:08 +00:00
|
|
|
* ti_gpio_read_4 - reads a 32-bit value from one of the GPIO registers
|
2012-08-15 06:31:32 +00:00
|
|
|
* @sc: GPIO device context
|
|
|
|
* @bank: The bank to read from
|
|
|
|
* @off: The offset of a register from the GPIO register address range
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* 32-bit value read from the register.
|
|
|
|
*/
|
|
|
|
static inline uint32_t
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_read_4(struct ti_gpio_softc *sc, bus_size_t off)
|
2012-08-15 06:31:32 +00:00
|
|
|
{
|
2015-05-22 03:16:18 +00:00
|
|
|
return (bus_read_4(sc->sc_mem_res, off));
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2014-12-24 04:24:08 +00:00
|
|
|
* ti_gpio_write_4 - writes a 32-bit value to one of the GPIO registers
|
2012-08-15 06:31:32 +00:00
|
|
|
* @sc: GPIO device context
|
|
|
|
* @bank: The bank to write to
|
|
|
|
* @off: The offset of a register from the GPIO register address range
|
|
|
|
* @val: The value to write into the register
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* nothing
|
|
|
|
*/
|
|
|
|
static inline void
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(struct ti_gpio_softc *sc, bus_size_t off,
|
2012-08-15 06:31:32 +00:00
|
|
|
uint32_t val)
|
|
|
|
{
|
2015-05-22 03:16:18 +00:00
|
|
|
bus_write_4(sc->sc_mem_res, off, val);
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
|
2014-04-05 17:53:59 +00:00
|
|
|
static inline void
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_intr_clr(struct ti_gpio_softc *sc, uint32_t mask)
|
2014-04-05 17:53:59 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
/* We clear both set of registers. */
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, TI_GPIO_IRQSTATUS_CLR_0, mask);
|
|
|
|
ti_gpio_write_4(sc, TI_GPIO_IRQSTATUS_CLR_1, mask);
|
2014-04-05 17:53:59 +00:00
|
|
|
}
|
|
|
|
|
2014-12-25 17:28:26 +00:00
|
|
|
static inline void
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_intr_set(struct ti_gpio_softc *sc, uint32_t mask)
|
2014-12-25 17:28:26 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
/*
|
|
|
|
* On OMAP4 we unmask only the MPU interrupt and on AM335x we
|
|
|
|
* also activate only the first interrupt.
|
|
|
|
*/
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, TI_GPIO_IRQSTATUS_SET_0, mask);
|
2014-12-25 17:28:26 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_intr_ack(struct ti_gpio_softc *sc, uint32_t mask)
|
2014-12-25 17:28:26 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Acknowledge the interrupt on both registers even if we use only
|
|
|
|
* the first one.
|
|
|
|
*/
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, TI_GPIO_IRQSTATUS_0, mask);
|
|
|
|
ti_gpio_write_4(sc, TI_GPIO_IRQSTATUS_1, mask);
|
2014-12-25 17:28:26 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline uint32_t
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_intr_status(struct ti_gpio_softc *sc)
|
2014-12-25 17:28:26 +00:00
|
|
|
{
|
|
|
|
uint32_t reg;
|
|
|
|
|
|
|
|
/* Get the status from both registers. */
|
2015-05-22 03:16:18 +00:00
|
|
|
reg = ti_gpio_read_4(sc, TI_GPIO_IRQSTATUS_0);
|
|
|
|
reg |= ti_gpio_read_4(sc, TI_GPIO_IRQSTATUS_1);
|
2014-12-25 17:28:26 +00:00
|
|
|
|
|
|
|
return (reg);
|
|
|
|
}
|
|
|
|
|
2015-01-31 19:32:14 +00:00
|
|
|
static device_t
|
|
|
|
ti_gpio_get_bus(device_t dev)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
|
|
|
|
return (sc->sc_busdev);
|
|
|
|
}
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
/**
|
|
|
|
* ti_gpio_pin_max - Returns the maximum number of GPIO pins
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @maxpin: pointer to a value that upon return will contain the maximum number
|
|
|
|
* of pins in the device.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* LOCKING:
|
2014-12-22 16:12:55 +00:00
|
|
|
* No locking required, returns static data.
|
2012-08-15 06:31:32 +00:00
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise an error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_max(device_t dev, int *maxpin)
|
|
|
|
{
|
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
*maxpin = PINS_PER_BANK - 1;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
static int
|
|
|
|
ti_gpio_valid_pin(struct ti_gpio_softc *sc, int pin)
|
|
|
|
{
|
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
if (pin >= sc->sc_maxpin || sc->sc_mem_res == NULL)
|
2014-12-24 04:24:08 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
/**
|
2016-05-08 08:57:50 +00:00
|
|
|
* ti_gpio_pin_getcaps - Gets the capabilities of a given pin
|
2012-08-15 06:31:32 +00:00
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @caps: pointer to a value that upon return will contain the capabilities
|
|
|
|
*
|
|
|
|
* Currently all pins have the same capability, notably:
|
|
|
|
* - GPIO_PIN_INPUT
|
|
|
|
* - GPIO_PIN_OUTPUT
|
|
|
|
* - GPIO_PIN_PULLUP
|
|
|
|
* - GPIO_PIN_PULLDOWN
|
2016-05-08 08:57:50 +00:00
|
|
|
* - GPIO_INTR_LEVEL_LOW
|
|
|
|
* - GPIO_INTR_LEVEL_HIGH
|
|
|
|
* - GPIO_INTR_EDGE_RISING
|
|
|
|
* - GPIO_INTR_EDGE_FALLING
|
|
|
|
* - GPIO_INTR_EDGE_BOTH
|
2012-08-15 06:31:32 +00:00
|
|
|
*
|
|
|
|
* LOCKING:
|
2014-12-22 16:12:55 +00:00
|
|
|
* No locking required, returns static data.
|
2012-08-15 06:31:32 +00:00
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise an error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_getcaps(device_t dev, uint32_t pin, uint32_t *caps)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
2016-05-08 08:57:50 +00:00
|
|
|
*caps = (GPIO_PIN_INPUT | GPIO_PIN_OUTPUT | GPIO_PIN_PULLUP |
|
|
|
|
GPIO_PIN_PULLDOWN | GPIO_INTR_LEVEL_LOW | GPIO_INTR_LEVEL_HIGH |
|
|
|
|
GPIO_INTR_EDGE_RISING | GPIO_INTR_EDGE_FALLING |
|
|
|
|
GPIO_INTR_EDGE_BOTH);
|
2012-08-15 06:31:32 +00:00
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_getflags - Gets the current flags of a given pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @flags: upon return will contain the current flags of the pin
|
|
|
|
*
|
|
|
|
* Reads the current flags of a given pin, here we actually read the H/W
|
|
|
|
* registers to determine the flags, rather than storing the value in the
|
|
|
|
* setflags call.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Internally locks the context
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise an error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_getflags(device_t dev, uint32_t pin, uint32_t *flags)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/* Get the current pin state */
|
2014-12-22 16:12:55 +00:00
|
|
|
TI_GPIO_LOCK(sc);
|
2014-10-18 17:51:34 +00:00
|
|
|
TI_GPIO_GET_FLAGS(dev, pin, flags);
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_getname - Gets the name of a given pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @name: buffer to put the name in
|
|
|
|
*
|
|
|
|
* The driver simply calls the pins gpio_n, where 'n' is obviously the number
|
|
|
|
* of the pin.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
2014-12-22 16:12:55 +00:00
|
|
|
* No locking required, returns static data.
|
2012-08-15 06:31:32 +00:00
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise an error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_getname(device_t dev, uint32_t pin, char *name)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/* Set a very simple name */
|
|
|
|
snprintf(name, GPIOMAXNAME, "gpio_%u", pin);
|
|
|
|
name[GPIOMAXNAME - 1] = '\0';
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_setflags - Sets the flags for a given pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @flags: the flags to set
|
|
|
|
*
|
|
|
|
* The flags of the pin correspond to things like input/output mode, pull-ups,
|
|
|
|
* pull-downs, etc. This driver doesn't support all flags, only the following:
|
|
|
|
* - GPIO_PIN_INPUT
|
|
|
|
* - GPIO_PIN_OUTPUT
|
|
|
|
* - GPIO_PIN_PULLUP
|
|
|
|
* - GPIO_PIN_PULLDOWN
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Internally locks the context
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise an error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_setflags(device_t dev, uint32_t pin, uint32_t flags)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2014-12-22 16:12:55 +00:00
|
|
|
uint32_t oe;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/* Set the GPIO mode and state */
|
2014-12-22 16:12:55 +00:00
|
|
|
TI_GPIO_LOCK(sc);
|
2014-10-18 17:51:34 +00:00
|
|
|
if (TI_GPIO_SET_FLAGS(dev, pin, flags) != 0) {
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
return (EINVAL);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* If configuring as an output set the "output enable" bit */
|
2015-05-22 03:16:18 +00:00
|
|
|
oe = ti_gpio_read_4(sc, TI_GPIO_OE);
|
2012-08-15 06:31:32 +00:00
|
|
|
if (flags & GPIO_PIN_INPUT)
|
2014-12-24 04:24:08 +00:00
|
|
|
oe |= TI_GPIO_MASK(pin);
|
2012-08-15 06:31:32 +00:00
|
|
|
else
|
2014-12-24 04:24:08 +00:00
|
|
|
oe &= ~TI_GPIO_MASK(pin);
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, TI_GPIO_OE, oe);
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
2020-07-30 14:45:05 +00:00
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_set - Sets the current level on a GPIO pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @value: non-zero value will drive the pin high, otherwise the pin is
|
|
|
|
* driven low.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Internally locks the context
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise a error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_set(device_t dev, uint32_t pin, unsigned int value)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2014-12-22 16:12:55 +00:00
|
|
|
uint32_t reg;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
2014-12-22 16:12:55 +00:00
|
|
|
TI_GPIO_LOCK(sc);
|
|
|
|
if (value == GPIO_PIN_LOW)
|
|
|
|
reg = TI_GPIO_CLEARDATAOUT;
|
|
|
|
else
|
|
|
|
reg = TI_GPIO_SETDATAOUT;
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, reg, TI_GPIO_MASK(pin));
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_get - Gets the current level on a GPIO pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
* @value: pointer to a value that upond return will contain the pin value
|
|
|
|
*
|
|
|
|
* The pin must be configured as an input pin beforehand, otherwise this
|
|
|
|
* function will fail.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Internally locks the context
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise a error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_get(device_t dev, uint32_t pin, unsigned int *value)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
|
|
|
uint32_t oe, reg, val;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
2014-12-22 16:12:55 +00:00
|
|
|
/*
|
2020-07-30 14:45:05 +00:00
|
|
|
* Return data from output latch when set as output and from the
|
2014-12-22 16:12:55 +00:00
|
|
|
* input register otherwise.
|
|
|
|
*/
|
|
|
|
TI_GPIO_LOCK(sc);
|
2015-05-22 03:16:18 +00:00
|
|
|
oe = ti_gpio_read_4(sc, TI_GPIO_OE);
|
2014-12-24 04:24:08 +00:00
|
|
|
if (oe & TI_GPIO_MASK(pin))
|
2014-12-22 16:12:55 +00:00
|
|
|
reg = TI_GPIO_DATAIN;
|
2013-12-06 18:09:10 +00:00
|
|
|
else
|
2014-12-22 16:12:55 +00:00
|
|
|
reg = TI_GPIO_DATAOUT;
|
2015-05-22 03:16:18 +00:00
|
|
|
val = ti_gpio_read_4(sc, reg);
|
2014-12-24 04:24:08 +00:00
|
|
|
*value = (val & TI_GPIO_MASK(pin)) ? 1 : 0;
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_pin_toggle - Toggles a given GPIO pin
|
|
|
|
* @dev: gpio device handle
|
|
|
|
* @pin: the number of the pin
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Internally locks the context
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Returns 0 on success otherwise a error code
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_pin_toggle(device_t dev, uint32_t pin)
|
|
|
|
{
|
2014-12-24 04:24:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2014-12-22 16:12:55 +00:00
|
|
|
uint32_t reg, val;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2014-12-24 04:24:08 +00:00
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (ti_gpio_valid_pin(sc, pin) != 0)
|
2012-08-15 06:31:32 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/* Toggle the pin */
|
2014-12-22 16:12:55 +00:00
|
|
|
TI_GPIO_LOCK(sc);
|
2015-05-22 03:16:18 +00:00
|
|
|
val = ti_gpio_read_4(sc, TI_GPIO_DATAOUT);
|
2014-12-24 04:24:08 +00:00
|
|
|
if (val & TI_GPIO_MASK(pin))
|
2014-12-22 16:12:55 +00:00
|
|
|
reg = TI_GPIO_CLEARDATAOUT;
|
2012-08-15 06:31:32 +00:00
|
|
|
else
|
2014-12-22 16:12:55 +00:00
|
|
|
reg = TI_GPIO_SETDATAOUT;
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, reg, TI_GPIO_MASK(pin));
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2014-04-03 17:55:08 +00:00
|
|
|
static int
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_bank_init(device_t dev)
|
2014-04-03 17:55:08 +00:00
|
|
|
{
|
2020-07-30 14:45:05 +00:00
|
|
|
int pin, err;
|
2014-04-03 17:55:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
2015-08-01 23:10:36 +00:00
|
|
|
uint32_t flags, reg_oe, reg_set, rev;
|
2020-07-30 14:45:05 +00:00
|
|
|
uint64_t rev_address;
|
2014-04-03 17:55:08 +00:00
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
|
|
|
|
/* Enable the interface and functional clocks for the module. */
|
2020-07-30 14:45:05 +00:00
|
|
|
rev_address = ti_sysc_get_rev_address(device_get_parent(dev));
|
|
|
|
/* AM335x
|
|
|
|
* sc->sc_bank used in am335x/am335x_gpio.c and omap4/omap4_gpio.c */
|
|
|
|
switch(ti_chip()) {
|
|
|
|
#ifdef SOC_OMAP4
|
|
|
|
case CHIP_OMAP_4:
|
|
|
|
switch (rev_address) {
|
|
|
|
case OMAP4_GPIO1_REV:
|
|
|
|
sc->sc_bank = 0;
|
|
|
|
break;
|
|
|
|
case OMAP4_GPIO2_REV:
|
|
|
|
sc->sc_bank = 1;
|
|
|
|
break;
|
|
|
|
case OMAP4_GPIO3_REV:
|
|
|
|
sc->sc_bank = 2;
|
|
|
|
break;
|
|
|
|
case OMAP4_GPIO4_REV:
|
|
|
|
sc->sc_bank = 3;
|
|
|
|
break;
|
|
|
|
case OMAP4_GPIO5_REV:
|
|
|
|
sc->sc_bank = 4;
|
|
|
|
break;
|
|
|
|
case OMAP4_GPIO6_REV:
|
|
|
|
sc->sc_bank = 5;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef SOC_TI_AM335X
|
|
|
|
case CHIP_AM335X:
|
|
|
|
switch (rev_address) {
|
|
|
|
case AM335X_GPIO0_REV:
|
|
|
|
sc->sc_bank = 0;
|
|
|
|
break;
|
|
|
|
case AM335X_GPIO1_REV:
|
|
|
|
sc->sc_bank = 1;
|
|
|
|
break;
|
|
|
|
case AM335X_GPIO2_REV:
|
|
|
|
sc->sc_bank = 2;
|
|
|
|
break;
|
|
|
|
case AM335X_GPIO3_REV:
|
|
|
|
sc->sc_bank = 3;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
err = ti_sysc_clock_enable(device_get_parent(dev));
|
|
|
|
if (err) {
|
|
|
|
device_printf(dev, "Failed to enable clock\n");
|
2015-05-22 03:16:18 +00:00
|
|
|
return (EINVAL);
|
|
|
|
}
|
|
|
|
|
2014-04-03 17:55:08 +00:00
|
|
|
/*
|
|
|
|
* Read the revision number of the module. TI don't publish the
|
|
|
|
* actual revision numbers, so instead the values have been
|
|
|
|
* determined by experimentation.
|
|
|
|
*/
|
2020-07-30 14:45:05 +00:00
|
|
|
rev = ti_gpio_read_4(sc,
|
|
|
|
ti_sysc_get_rev_address_offset_host(device_get_parent(dev)));
|
2014-04-03 17:55:08 +00:00
|
|
|
|
|
|
|
/* Check the revision. */
|
2014-12-24 04:24:08 +00:00
|
|
|
if (rev != ti_gpio_rev()) {
|
2014-04-03 17:55:08 +00:00
|
|
|
device_printf(dev, "Warning: could not determine the revision "
|
2015-05-22 03:16:18 +00:00
|
|
|
"of GPIO module (revision:0x%08x)\n", rev);
|
2014-04-03 17:55:08 +00:00
|
|
|
return (EINVAL);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Disable interrupts for all pins. */
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_intr_clr(sc, 0xffffffff);
|
2014-04-03 17:55:08 +00:00
|
|
|
|
|
|
|
/* Init OE register based on pads configuration. */
|
|
|
|
reg_oe = 0xffffffff;
|
2015-08-01 23:10:36 +00:00
|
|
|
reg_set = 0;
|
2014-04-03 17:55:08 +00:00
|
|
|
for (pin = 0; pin < PINS_PER_BANK; pin++) {
|
2015-05-22 03:16:18 +00:00
|
|
|
TI_GPIO_GET_FLAGS(dev, pin, &flags);
|
2015-08-01 23:10:36 +00:00
|
|
|
if (flags & GPIO_PIN_OUTPUT) {
|
2014-04-03 17:55:08 +00:00
|
|
|
reg_oe &= ~(1UL << pin);
|
2015-08-01 23:10:36 +00:00
|
|
|
if (flags & GPIO_PIN_PULLUP)
|
|
|
|
reg_set |= (1UL << pin);
|
|
|
|
}
|
2014-04-03 17:55:08 +00:00
|
|
|
}
|
2015-05-22 03:16:18 +00:00
|
|
|
ti_gpio_write_4(sc, TI_GPIO_OE, reg_oe);
|
2015-08-01 23:10:36 +00:00
|
|
|
if (reg_set)
|
|
|
|
ti_gpio_write_4(sc, TI_GPIO_SETDATAOUT, reg_set);
|
2014-04-05 17:53:59 +00:00
|
|
|
|
2014-04-03 17:55:08 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
/**
|
|
|
|
* ti_gpio_attach - attach function for the driver
|
|
|
|
* @dev: gpio device handle
|
|
|
|
*
|
|
|
|
* Allocates and sets up the driver context for all GPIO banks. This function
|
|
|
|
* expects the memory ranges and IRQs to already be allocated to the driver.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Always returns 0
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_attach(device_t dev)
|
|
|
|
{
|
2014-04-03 17:55:08 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
|
|
|
int err;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
sc = device_get_softc(dev);
|
2012-08-15 06:31:32 +00:00
|
|
|
sc->sc_dev = dev;
|
|
|
|
TI_GPIO_LOCK_INIT(sc);
|
2014-12-24 04:24:08 +00:00
|
|
|
ti_gpio_pin_max(dev, &sc->sc_maxpin);
|
2014-12-27 19:56:04 +00:00
|
|
|
sc->sc_maxpin++;
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
sc->sc_mem_rid = 0;
|
|
|
|
sc->sc_mem_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY,
|
|
|
|
&sc->sc_mem_rid, RF_ACTIVE);
|
|
|
|
if (!sc->sc_mem_res) {
|
2012-08-15 06:31:32 +00:00
|
|
|
device_printf(dev, "Error: could not allocate mem resources\n");
|
2015-01-31 12:17:07 +00:00
|
|
|
ti_gpio_detach(dev);
|
2012-08-15 06:31:32 +00:00
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
sc->sc_irq_rid = 0;
|
|
|
|
sc->sc_irq_res = bus_alloc_resource_any(dev, SYS_RES_IRQ,
|
|
|
|
&sc->sc_irq_rid, RF_ACTIVE);
|
|
|
|
if (!sc->sc_irq_res) {
|
2012-08-15 06:31:32 +00:00
|
|
|
device_printf(dev, "Error: could not allocate irq resources\n");
|
2015-01-31 12:17:07 +00:00
|
|
|
ti_gpio_detach(dev);
|
2012-08-15 06:31:32 +00:00
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
|
2015-05-22 03:16:18 +00:00
|
|
|
/*
|
|
|
|
* Register our interrupt filter for each of the IRQ resources.
|
|
|
|
*/
|
|
|
|
if (bus_setup_intr(dev, sc->sc_irq_res,
|
|
|
|
INTR_TYPE_MISC | INTR_MPSAFE, ti_gpio_intr, NULL, sc,
|
|
|
|
&sc->sc_irq_hdl) != 0) {
|
|
|
|
device_printf(dev,
|
|
|
|
"WARNING: unable to register interrupt filter\n");
|
2015-01-31 12:17:07 +00:00
|
|
|
ti_gpio_detach(dev);
|
2014-04-03 17:55:08 +00:00
|
|
|
return (ENXIO);
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
if (ti_gpio_pic_attach(sc) != 0) {
|
|
|
|
device_printf(dev, "WARNING: unable to attach PIC\n");
|
|
|
|
ti_gpio_detach(dev);
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
2014-12-25 17:28:26 +00:00
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
/* We need to go through each block and ensure the clocks are running and
|
|
|
|
* the module is enabled. It might be better to do this only when the
|
|
|
|
* pins are configured which would result in less power used if the GPIO
|
2020-07-30 14:45:05 +00:00
|
|
|
* pins weren't used ...
|
2012-08-15 06:31:32 +00:00
|
|
|
*/
|
2015-05-22 03:16:18 +00:00
|
|
|
if (sc->sc_mem_res != NULL) {
|
|
|
|
/* Initialize the GPIO module. */
|
|
|
|
err = ti_gpio_bank_init(dev);
|
|
|
|
if (err != 0) {
|
|
|
|
ti_gpio_detach(dev);
|
|
|
|
return (err);
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
}
|
2015-05-22 03:16:18 +00:00
|
|
|
|
2015-01-31 19:32:14 +00:00
|
|
|
sc->sc_busdev = gpiobus_attach_bus(dev);
|
|
|
|
if (sc->sc_busdev == NULL) {
|
|
|
|
ti_gpio_detach(dev);
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
2012-08-15 06:31:32 +00:00
|
|
|
|
2015-01-31 19:32:14 +00:00
|
|
|
return (0);
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* ti_gpio_detach - detach function for the driver
|
|
|
|
* @dev: scm device handle
|
|
|
|
*
|
|
|
|
* Allocates and sets up the driver context, this simply entails creating a
|
|
|
|
* bus mappings for the SCM register set.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* None
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* Always returns 0
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
ti_gpio_detach(device_t dev)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
|
|
|
|
KASSERT(mtx_initialized(&sc->sc_mtx), ("gpio mutex not initialized"));
|
|
|
|
|
|
|
|
/* Disable all interrupts */
|
2015-05-22 03:16:18 +00:00
|
|
|
if (sc->sc_mem_res != NULL)
|
|
|
|
ti_gpio_intr_clr(sc, 0xffffffff);
|
2016-11-15 18:57:25 +00:00
|
|
|
if (sc->sc_busdev != NULL)
|
|
|
|
gpiobus_detach_bus(dev);
|
2016-04-04 09:29:30 +00:00
|
|
|
if (sc->sc_isrcs != NULL)
|
|
|
|
ti_gpio_pic_detach(sc);
|
2014-04-03 17:55:08 +00:00
|
|
|
/* Release the memory and IRQ resources. */
|
2015-05-22 03:16:18 +00:00
|
|
|
if (sc->sc_irq_hdl) {
|
|
|
|
bus_teardown_intr(dev, sc->sc_irq_res,
|
|
|
|
sc->sc_irq_hdl);
|
|
|
|
}
|
2016-11-15 18:57:25 +00:00
|
|
|
if (sc->sc_irq_res)
|
|
|
|
bus_release_resource(dev, SYS_RES_IRQ, sc->sc_irq_rid,
|
|
|
|
sc->sc_irq_res);
|
|
|
|
if (sc->sc_mem_res)
|
|
|
|
bus_release_resource(dev, SYS_RES_MEMORY, sc->sc_mem_rid,
|
|
|
|
sc->sc_mem_res);
|
2012-08-15 06:31:32 +00:00
|
|
|
TI_GPIO_LOCK_DESTROY(sc);
|
|
|
|
|
2014-04-01 18:46:56 +00:00
|
|
|
return (0);
|
2012-08-15 06:31:32 +00:00
|
|
|
}
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
static inline void
|
2016-05-06 08:56:46 +00:00
|
|
|
ti_gpio_rwreg_modify(struct ti_gpio_softc *sc, uint32_t reg, uint32_t mask,
|
|
|
|
bool set_bits)
|
2016-04-04 09:29:30 +00:00
|
|
|
{
|
2016-05-06 08:56:46 +00:00
|
|
|
uint32_t value;
|
2016-04-04 09:29:30 +00:00
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
value = ti_gpio_read_4(sc, reg);
|
|
|
|
ti_gpio_write_4(sc, reg, set_bits ? value | mask : value & ~mask);
|
2016-04-04 09:29:30 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ti_gpio_isrc_mask(struct ti_gpio_softc *sc, struct ti_gpio_irqsrc *tgi)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* Writing a 0 has no effect. */
|
|
|
|
ti_gpio_intr_clr(sc, tgi->tgi_mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ti_gpio_isrc_unmask(struct ti_gpio_softc *sc, struct ti_gpio_irqsrc *tgi)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* Writing a 0 has no effect. */
|
|
|
|
ti_gpio_intr_set(sc, tgi->tgi_mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ti_gpio_isrc_eoi(struct ti_gpio_softc *sc, struct ti_gpio_irqsrc *tgi)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* Writing a 0 has no effect. */
|
|
|
|
ti_gpio_intr_ack(sc, tgi->tgi_mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline bool
|
|
|
|
ti_gpio_isrc_is_level(struct ti_gpio_irqsrc *tgi)
|
|
|
|
{
|
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
return (tgi->tgi_mode == GPIO_INTR_LEVEL_LOW ||
|
|
|
|
tgi->tgi_mode == GPIO_INTR_LEVEL_HIGH);
|
2016-04-04 09:29:30 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_intr(void *arg)
|
|
|
|
{
|
|
|
|
u_int irq;
|
|
|
|
uint32_t reg;
|
|
|
|
struct ti_gpio_softc *sc;
|
|
|
|
struct trapframe *tf;
|
|
|
|
struct ti_gpio_irqsrc *tgi;
|
|
|
|
|
|
|
|
sc = (struct ti_gpio_softc *)arg;
|
|
|
|
tf = curthread->td_intr_frame;
|
|
|
|
|
|
|
|
reg = ti_gpio_intr_status(sc);
|
|
|
|
for (irq = 0; irq < sc->sc_maxpin; irq++) {
|
|
|
|
tgi = &sc->sc_isrcs[irq];
|
|
|
|
if ((reg & tgi->tgi_mask) == 0)
|
|
|
|
continue;
|
|
|
|
if (!ti_gpio_isrc_is_level(tgi))
|
|
|
|
ti_gpio_isrc_eoi(sc, tgi);
|
|
|
|
if (intr_isrc_dispatch(&tgi->tgi_isrc, tf) != 0) {
|
|
|
|
ti_gpio_isrc_mask(sc, tgi);
|
|
|
|
if (ti_gpio_isrc_is_level(tgi))
|
|
|
|
ti_gpio_isrc_eoi(sc, tgi);
|
|
|
|
device_printf(sc->sc_dev, "Stray irq %u disabled\n",
|
|
|
|
irq);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return (FILTER_HANDLED);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_pic_attach(struct ti_gpio_softc *sc)
|
|
|
|
{
|
|
|
|
int error;
|
|
|
|
uint32_t irq;
|
|
|
|
const char *name;
|
|
|
|
|
|
|
|
sc->sc_isrcs = malloc(sizeof(*sc->sc_isrcs) * sc->sc_maxpin, M_DEVBUF,
|
|
|
|
M_WAITOK | M_ZERO);
|
|
|
|
|
|
|
|
name = device_get_nameunit(sc->sc_dev);
|
|
|
|
for (irq = 0; irq < sc->sc_maxpin; irq++) {
|
|
|
|
sc->sc_isrcs[irq].tgi_irq = irq;
|
|
|
|
sc->sc_isrcs[irq].tgi_mask = TI_GPIO_MASK(irq);
|
2016-05-06 08:56:46 +00:00
|
|
|
sc->sc_isrcs[irq].tgi_mode = GPIO_INTR_CONFORM;
|
2016-04-04 09:29:30 +00:00
|
|
|
|
|
|
|
error = intr_isrc_register(&sc->sc_isrcs[irq].tgi_isrc,
|
|
|
|
sc->sc_dev, 0, "%s,%u", name, irq);
|
|
|
|
if (error != 0)
|
|
|
|
return (error); /* XXX deregister ISRCs */
|
|
|
|
}
|
2016-05-18 15:05:44 +00:00
|
|
|
if (intr_pic_register(sc->sc_dev,
|
|
|
|
OF_xref_from_node(ofw_bus_get_node(sc->sc_dev))) == NULL)
|
|
|
|
return (ENXIO);
|
|
|
|
|
|
|
|
return (0);
|
2016-04-04 09:29:30 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_pic_detach(struct ti_gpio_softc *sc)
|
|
|
|
{
|
|
|
|
|
|
|
|
/*
|
|
|
|
* There has not been established any procedure yet
|
|
|
|
* how to detach PIC from living system correctly.
|
|
|
|
*/
|
|
|
|
device_printf(sc->sc_dev, "%s: not implemented yet\n", __func__);
|
|
|
|
return (EBUSY);
|
|
|
|
}
|
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
static void
|
|
|
|
ti_gpio_pic_config_intr(struct ti_gpio_softc *sc, struct ti_gpio_irqsrc *tgi,
|
|
|
|
uint32_t mode)
|
|
|
|
{
|
|
|
|
|
|
|
|
TI_GPIO_LOCK(sc);
|
|
|
|
ti_gpio_rwreg_modify(sc, TI_GPIO_RISINGDETECT, tgi->tgi_mask,
|
|
|
|
mode == GPIO_INTR_EDGE_RISING || mode == GPIO_INTR_EDGE_BOTH);
|
|
|
|
ti_gpio_rwreg_modify(sc, TI_GPIO_FALLINGDETECT, tgi->tgi_mask,
|
|
|
|
mode == GPIO_INTR_EDGE_FALLING || mode == GPIO_INTR_EDGE_BOTH);
|
|
|
|
ti_gpio_rwreg_modify(sc, TI_GPIO_LEVELDETECT1, tgi->tgi_mask,
|
|
|
|
mode == GPIO_INTR_LEVEL_HIGH);
|
|
|
|
ti_gpio_rwreg_modify(sc, TI_GPIO_LEVELDETECT0, tgi->tgi_mask,
|
|
|
|
mode == GPIO_INTR_LEVEL_LOW);
|
|
|
|
tgi->tgi_mode = mode;
|
|
|
|
TI_GPIO_UNLOCK(sc);
|
|
|
|
}
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
static void
|
|
|
|
ti_gpio_pic_disable_intr(device_t dev, struct intr_irqsrc *isrc)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
struct ti_gpio_irqsrc *tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
|
|
|
ti_gpio_isrc_mask(sc, tgi);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
ti_gpio_pic_enable_intr(device_t dev, struct intr_irqsrc *isrc)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
struct ti_gpio_irqsrc *tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
|
|
|
arm_irq_memory_barrier(tgi->tgi_irq);
|
|
|
|
ti_gpio_isrc_unmask(sc, tgi);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2016-05-06 08:59:25 +00:00
|
|
|
ti_gpio_pic_map_fdt(struct ti_gpio_softc *sc, struct intr_map_data_fdt *daf,
|
2016-05-06 08:56:46 +00:00
|
|
|
u_int *irqp, uint32_t *modep)
|
2016-04-04 09:29:30 +00:00
|
|
|
{
|
2016-05-06 08:56:46 +00:00
|
|
|
uint32_t mode;
|
2016-04-04 09:29:30 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The first cell is the interrupt number.
|
|
|
|
* The second cell is used to specify flags:
|
|
|
|
* bits[3:0] trigger type and level flags:
|
|
|
|
* 1 = low-to-high edge triggered.
|
|
|
|
* 2 = high-to-low edge triggered.
|
|
|
|
* 4 = active high level-sensitive.
|
|
|
|
* 8 = active low level-sensitive.
|
|
|
|
*/
|
2016-05-06 08:59:25 +00:00
|
|
|
if (daf->ncells != 2 || daf->cells[0] >= sc->sc_maxpin)
|
2016-04-04 09:29:30 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
/* Only reasonable modes are supported. */
|
2016-05-06 08:59:25 +00:00
|
|
|
if (daf->cells[1] == 1)
|
2016-05-06 08:56:46 +00:00
|
|
|
mode = GPIO_INTR_EDGE_RISING;
|
2016-05-06 08:59:25 +00:00
|
|
|
else if (daf->cells[1] == 2)
|
2016-05-06 08:56:46 +00:00
|
|
|
mode = GPIO_INTR_EDGE_FALLING;
|
2016-05-06 08:59:25 +00:00
|
|
|
else if (daf->cells[1] == 3)
|
2016-05-06 08:56:46 +00:00
|
|
|
mode = GPIO_INTR_EDGE_BOTH;
|
2016-05-06 08:59:25 +00:00
|
|
|
else if (daf->cells[1] == 4)
|
2016-05-06 08:56:46 +00:00
|
|
|
mode = GPIO_INTR_LEVEL_HIGH;
|
2016-05-06 08:59:25 +00:00
|
|
|
else if (daf->cells[1] == 8)
|
2016-05-06 08:56:46 +00:00
|
|
|
mode = GPIO_INTR_LEVEL_LOW;
|
2016-04-04 09:29:30 +00:00
|
|
|
else
|
|
|
|
return (EINVAL);
|
|
|
|
|
2016-05-06 08:59:25 +00:00
|
|
|
*irqp = daf->cells[0];
|
2016-05-06 08:56:46 +00:00
|
|
|
if (modep != NULL)
|
|
|
|
*modep = mode;
|
2016-04-04 09:29:30 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2016-05-06 08:59:25 +00:00
|
|
|
static int
|
|
|
|
ti_gpio_pic_map_gpio(struct ti_gpio_softc *sc, struct intr_map_data_gpio *dag,
|
|
|
|
u_int *irqp, uint32_t *modep)
|
|
|
|
{
|
|
|
|
uint32_t mode;
|
|
|
|
|
|
|
|
if (dag->gpio_pin_num >= sc->sc_maxpin)
|
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
mode = dag->gpio_intr_mode;
|
|
|
|
if (mode != GPIO_INTR_LEVEL_LOW && mode != GPIO_INTR_LEVEL_HIGH &&
|
|
|
|
mode != GPIO_INTR_EDGE_RISING && mode != GPIO_INTR_EDGE_FALLING &&
|
|
|
|
mode != GPIO_INTR_EDGE_BOTH)
|
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
*irqp = dag->gpio_pin_num;
|
|
|
|
if (modep != NULL)
|
|
|
|
*modep = mode;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_pic_map(struct ti_gpio_softc *sc, struct intr_map_data *data,
|
|
|
|
u_int *irqp, uint32_t *modep)
|
|
|
|
{
|
|
|
|
|
|
|
|
switch (data->type) {
|
|
|
|
case INTR_MAP_DATA_FDT:
|
|
|
|
return (ti_gpio_pic_map_fdt(sc,
|
|
|
|
(struct intr_map_data_fdt *)data, irqp, modep));
|
|
|
|
case INTR_MAP_DATA_GPIO:
|
|
|
|
return (ti_gpio_pic_map_gpio(sc,
|
|
|
|
(struct intr_map_data_gpio *)data, irqp, modep));
|
|
|
|
default:
|
|
|
|
return (ENOTSUP);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
static int
|
|
|
|
ti_gpio_pic_map_intr(device_t dev, struct intr_map_data *data,
|
|
|
|
struct intr_irqsrc **isrcp)
|
|
|
|
{
|
|
|
|
int error;
|
|
|
|
u_int irq;
|
2016-05-06 08:59:25 +00:00
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
2016-05-05 13:31:19 +00:00
|
|
|
|
2016-05-06 08:59:25 +00:00
|
|
|
error = ti_gpio_pic_map(sc, data, &irq, NULL);
|
2016-04-04 09:29:30 +00:00
|
|
|
if (error == 0)
|
|
|
|
*isrcp = &sc->sc_isrcs[irq].tgi_isrc;
|
|
|
|
return (error);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
ti_gpio_pic_post_filter(device_t dev, struct intr_irqsrc *isrc)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
struct ti_gpio_irqsrc *tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
|
|
|
if (ti_gpio_isrc_is_level(tgi))
|
|
|
|
ti_gpio_isrc_eoi(sc, tgi);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
ti_gpio_pic_post_ithread(device_t dev, struct intr_irqsrc *isrc)
|
|
|
|
{
|
|
|
|
|
|
|
|
ti_gpio_pic_enable_intr(dev, isrc);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
ti_gpio_pic_pre_ithread(device_t dev, struct intr_irqsrc *isrc)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
struct ti_gpio_irqsrc *tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
|
|
|
ti_gpio_isrc_mask(sc, tgi);
|
|
|
|
if (ti_gpio_isrc_is_level(tgi))
|
|
|
|
ti_gpio_isrc_eoi(sc, tgi);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_pic_setup_intr(device_t dev, struct intr_irqsrc *isrc,
|
|
|
|
struct resource *res, struct intr_map_data *data)
|
|
|
|
{
|
|
|
|
u_int irq;
|
2016-05-06 08:56:46 +00:00
|
|
|
uint32_t mode;
|
2016-04-04 09:29:30 +00:00
|
|
|
struct ti_gpio_softc *sc;
|
|
|
|
struct ti_gpio_irqsrc *tgi;
|
|
|
|
|
2016-05-06 08:59:25 +00:00
|
|
|
if (data == NULL)
|
2016-04-04 09:29:30 +00:00
|
|
|
return (ENOTSUP);
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
|
|
|
/* Get and check config for an interrupt. */
|
2016-05-06 08:59:25 +00:00
|
|
|
if (ti_gpio_pic_map(sc, data, &irq, &mode) != 0 || tgi->tgi_irq != irq)
|
2016-04-04 09:29:30 +00:00
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If this is a setup for another handler,
|
|
|
|
* only check that its configuration match.
|
|
|
|
*/
|
|
|
|
if (isrc->isrc_handlers != 0)
|
2016-05-06 08:56:46 +00:00
|
|
|
return (tgi->tgi_mode == mode ? 0 : EINVAL);
|
2016-04-04 09:29:30 +00:00
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
ti_gpio_pic_config_intr(sc, tgi, mode);
|
2016-04-04 09:29:30 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
ti_gpio_pic_teardown_intr(device_t dev, struct intr_irqsrc *isrc,
|
|
|
|
struct resource *res, struct intr_map_data *data)
|
|
|
|
{
|
|
|
|
struct ti_gpio_softc *sc = device_get_softc(dev);
|
|
|
|
struct ti_gpio_irqsrc *tgi = (struct ti_gpio_irqsrc *)isrc;
|
|
|
|
|
2016-05-06 08:56:46 +00:00
|
|
|
if (isrc->isrc_handlers == 0)
|
|
|
|
ti_gpio_pic_config_intr(sc, tgi, GPIO_INTR_CONFORM);
|
2016-04-04 09:29:30 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2014-02-13 18:42:23 +00:00
|
|
|
static phandle_t
|
|
|
|
ti_gpio_get_node(device_t bus, device_t dev)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* We only have one child, the GPIO bus, which needs our own node. */
|
|
|
|
return (ofw_bus_get_node(bus));
|
|
|
|
}
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
static device_method_t ti_gpio_methods[] = {
|
|
|
|
DEVMETHOD(device_attach, ti_gpio_attach),
|
|
|
|
DEVMETHOD(device_detach, ti_gpio_detach),
|
|
|
|
|
|
|
|
/* GPIO protocol */
|
2015-01-31 19:32:14 +00:00
|
|
|
DEVMETHOD(gpio_get_bus, ti_gpio_get_bus),
|
2012-08-15 06:31:32 +00:00
|
|
|
DEVMETHOD(gpio_pin_max, ti_gpio_pin_max),
|
|
|
|
DEVMETHOD(gpio_pin_getname, ti_gpio_pin_getname),
|
|
|
|
DEVMETHOD(gpio_pin_getflags, ti_gpio_pin_getflags),
|
|
|
|
DEVMETHOD(gpio_pin_getcaps, ti_gpio_pin_getcaps),
|
|
|
|
DEVMETHOD(gpio_pin_setflags, ti_gpio_pin_setflags),
|
|
|
|
DEVMETHOD(gpio_pin_get, ti_gpio_pin_get),
|
|
|
|
DEVMETHOD(gpio_pin_set, ti_gpio_pin_set),
|
|
|
|
DEVMETHOD(gpio_pin_toggle, ti_gpio_pin_toggle),
|
2014-02-13 18:42:23 +00:00
|
|
|
|
2016-04-04 09:29:30 +00:00
|
|
|
/* Interrupt controller interface */
|
|
|
|
DEVMETHOD(pic_disable_intr, ti_gpio_pic_disable_intr),
|
|
|
|
DEVMETHOD(pic_enable_intr, ti_gpio_pic_enable_intr),
|
|
|
|
DEVMETHOD(pic_map_intr, ti_gpio_pic_map_intr),
|
|
|
|
DEVMETHOD(pic_setup_intr, ti_gpio_pic_setup_intr),
|
|
|
|
DEVMETHOD(pic_teardown_intr, ti_gpio_pic_teardown_intr),
|
|
|
|
DEVMETHOD(pic_post_filter, ti_gpio_pic_post_filter),
|
|
|
|
DEVMETHOD(pic_post_ithread, ti_gpio_pic_post_ithread),
|
|
|
|
DEVMETHOD(pic_pre_ithread, ti_gpio_pic_pre_ithread),
|
2014-12-25 17:28:26 +00:00
|
|
|
|
2014-02-13 18:42:23 +00:00
|
|
|
/* ofw_bus interface */
|
|
|
|
DEVMETHOD(ofw_bus_get_node, ti_gpio_get_node),
|
|
|
|
|
2012-08-15 06:31:32 +00:00
|
|
|
{0, 0},
|
|
|
|
};
|
|
|
|
|
2014-10-18 17:51:34 +00:00
|
|
|
driver_t ti_gpio_driver = {
|
2012-08-15 06:31:32 +00:00
|
|
|
"gpio",
|
|
|
|
ti_gpio_methods,
|
|
|
|
sizeof(struct ti_gpio_softc),
|
|
|
|
};
|