2015-03-23 11:54:56 +00:00
|
|
|
/*-
|
|
|
|
|
* Copyright (c) 1990 The Regents of the University of California.
|
2016-03-22 08:36:25 +00:00
|
|
|
* Copyright (c) 2014-2016 The FreeBSD Foundation
|
2015-03-23 11:54:56 +00:00
|
|
|
* All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* This code is derived from software contributed to Berkeley by
|
|
|
|
|
* William Jolitz.
|
|
|
|
|
*
|
|
|
|
|
* Portions of this software were developed by Andrew Turner
|
|
|
|
|
* under sponsorship from the FreeBSD Foundation
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
|
* are met:
|
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
2015-03-23 16:04:04 +00:00
|
|
|
* 3. Neither the name of the University nor the names of its contributors
|
2015-03-23 11:54:56 +00:00
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
|
* without specific prior written permission.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
|
*
|
|
|
|
|
* from: @(#)cpu.h 5.4 (Berkeley) 5/9/91
|
|
|
|
|
* from: FreeBSD: src/sys/i386/include/cpu.h,v 1.62 2001/06/29
|
|
|
|
|
* $FreeBSD$
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _MACHINE_CPU_H_
|
|
|
|
|
#define _MACHINE_CPU_H_
|
|
|
|
|
|
|
|
|
|
#include <machine/atomic.h>
|
|
|
|
|
#include <machine/frame.h>
|
2015-07-21 12:50:45 +00:00
|
|
|
#include <machine/armreg.h>
|
2015-03-23 11:54:56 +00:00
|
|
|
|
2021-10-01 18:53:12 +00:00
|
|
|
#define TRAPF_PC(tfp) ((tfp)->tf_elr)
|
2016-03-22 08:36:25 +00:00
|
|
|
#define TRAPF_USERMODE(tfp) (((tfp)->tf_spsr & PSR_M_MASK) == PSR_M_EL0t)
|
2015-03-23 11:54:56 +00:00
|
|
|
|
|
|
|
|
#define cpu_getstack(td) ((td)->td_frame->tf_sp)
|
|
|
|
|
#define cpu_setstack(td, sp) ((td)->td_frame->tf_sp = (sp))
|
2016-04-25 17:32:08 +00:00
|
|
|
#define cpu_spinwait() __asm __volatile("yield" ::: "memory")
|
2018-11-05 21:34:17 +00:00
|
|
|
#define cpu_lock_delay() DELAY(1)
|
2015-03-23 11:54:56 +00:00
|
|
|
|
|
|
|
|
/* Extract CPU affinity levels 0-3 */
|
|
|
|
|
#define CPU_AFF0(mpidr) (u_int)(((mpidr) >> 0) & 0xff)
|
|
|
|
|
#define CPU_AFF1(mpidr) (u_int)(((mpidr) >> 8) & 0xff)
|
|
|
|
|
#define CPU_AFF2(mpidr) (u_int)(((mpidr) >> 16) & 0xff)
|
|
|
|
|
#define CPU_AFF3(mpidr) (u_int)(((mpidr) >> 32) & 0xff)
|
2015-08-19 10:36:36 +00:00
|
|
|
#define CPU_AFF0_MASK 0xffUL
|
|
|
|
|
#define CPU_AFF1_MASK 0xff00UL
|
|
|
|
|
#define CPU_AFF2_MASK 0xff0000UL
|
|
|
|
|
#define CPU_AFF3_MASK 0xff00000000UL
|
|
|
|
|
#define CPU_AFF_MASK (CPU_AFF0_MASK | CPU_AFF1_MASK | \
|
|
|
|
|
CPU_AFF2_MASK| CPU_AFF3_MASK) /* Mask affinity fields in MPIDR_EL1 */
|
2015-03-23 11:54:56 +00:00
|
|
|
|
|
|
|
|
#ifdef _KERNEL
|
|
|
|
|
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_IMPL_ARM 0x41
|
|
|
|
|
#define CPU_IMPL_BROADCOM 0x42
|
|
|
|
|
#define CPU_IMPL_CAVIUM 0x43
|
|
|
|
|
#define CPU_IMPL_DEC 0x44
|
2022-03-25 16:05:22 +00:00
|
|
|
#define CPU_IMPL_FUJITSU 0x46
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_IMPL_INFINEON 0x49
|
|
|
|
|
#define CPU_IMPL_FREESCALE 0x4D
|
|
|
|
|
#define CPU_IMPL_NVIDIA 0x4E
|
|
|
|
|
#define CPU_IMPL_APM 0x50
|
|
|
|
|
#define CPU_IMPL_QUALCOMM 0x51
|
|
|
|
|
#define CPU_IMPL_MARVELL 0x56
|
2021-08-11 15:30:44 +00:00
|
|
|
#define CPU_IMPL_APPLE 0x61
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_IMPL_INTEL 0x69
|
2022-03-25 16:05:22 +00:00
|
|
|
#define CPU_IMPL_AMPERE 0xC0
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
|
2018-06-13 11:58:41 +00:00
|
|
|
/* ARM Part numbers */
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_PART_FOUNDATION 0xD00
|
2022-05-24 10:01:15 +00:00
|
|
|
#define CPU_PART_CORTEX_A34 0xD02
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_PART_CORTEX_A53 0xD03
|
2020-01-06 20:57:59 +00:00
|
|
|
#define CPU_PART_CORTEX_A35 0xD04
|
2017-09-07 15:02:57 +00:00
|
|
|
#define CPU_PART_CORTEX_A55 0xD05
|
2020-01-06 20:57:59 +00:00
|
|
|
#define CPU_PART_CORTEX_A65 0xD06
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_PART_CORTEX_A57 0xD07
|
2017-09-03 08:32:33 +00:00
|
|
|
#define CPU_PART_CORTEX_A72 0xD08
|
2017-09-07 15:02:57 +00:00
|
|
|
#define CPU_PART_CORTEX_A73 0xD09
|
|
|
|
|
#define CPU_PART_CORTEX_A75 0xD0A
|
2020-01-06 20:57:59 +00:00
|
|
|
#define CPU_PART_CORTEX_A76 0xD0B
|
|
|
|
|
#define CPU_PART_NEOVERSE_N1 0xD0C
|
|
|
|
|
#define CPU_PART_CORTEX_A77 0xD0D
|
|
|
|
|
#define CPU_PART_CORTEX_A76AE 0xD0E
|
2021-07-27 19:28:33 +00:00
|
|
|
#define CPU_PART_AEM_V8 0xD0F
|
2022-05-24 10:01:15 +00:00
|
|
|
#define CPU_PART_NEOVERSE_V1 0xD40
|
|
|
|
|
#define CPU_PART_CORTEX_A78 0xD41
|
2022-10-11 11:53:45 +00:00
|
|
|
#define CPU_PART_CORTEX_A65AE 0xD43
|
2022-05-24 10:01:15 +00:00
|
|
|
#define CPU_PART_CORTEX_X1 0xD44
|
|
|
|
|
#define CPU_PART_CORTEX_A510 0xD46
|
|
|
|
|
#define CPU_PART_CORTEX_A710 0xD47
|
|
|
|
|
#define CPU_PART_CORTEX_X2 0xD48
|
|
|
|
|
#define CPU_PART_NEOVERSE_N2 0xD49
|
|
|
|
|
#define CPU_PART_NEOVERSE_E1 0xD4A
|
|
|
|
|
#define CPU_PART_CORTEX_A78C 0xD4B
|
|
|
|
|
#define CPU_PART_CORTEX_X1C 0xD4C
|
2022-10-11 11:53:45 +00:00
|
|
|
#define CPU_PART_CORTEX_A715 0xD4D
|
|
|
|
|
#define CPU_PART_CORTEX_X3 0xD4E
|
2022-12-20 21:31:38 +00:00
|
|
|
#define CPU_PART_NEOVERSE_V2 0xD4F
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
|
2018-06-13 11:58:41 +00:00
|
|
|
/* Cavium Part numbers */
|
2018-06-13 12:17:11 +00:00
|
|
|
#define CPU_PART_THUNDERX 0x0A1
|
2018-06-13 11:58:41 +00:00
|
|
|
#define CPU_PART_THUNDERX_81XX 0x0A2
|
|
|
|
|
#define CPU_PART_THUNDERX_83XX 0x0A3
|
|
|
|
|
#define CPU_PART_THUNDERX2 0x0AF
|
|
|
|
|
|
2018-06-13 12:17:11 +00:00
|
|
|
#define CPU_REV_THUNDERX_1_0 0x00
|
|
|
|
|
#define CPU_REV_THUNDERX_1_1 0x01
|
2015-07-31 10:00:45 +00:00
|
|
|
|
2018-07-09 08:41:54 +00:00
|
|
|
#define CPU_REV_THUNDERX2_0 0x00
|
|
|
|
|
|
2019-08-26 16:12:14 +00:00
|
|
|
/* APM / Ampere Part Number */
|
|
|
|
|
#define CPU_PART_EMAG8180 0x000
|
|
|
|
|
|
2022-12-20 21:31:38 +00:00
|
|
|
/* Qualcomm */
|
|
|
|
|
#define CPU_PART_KRYO400_GOLD 0x804
|
|
|
|
|
#define CPU_PART_KRYO400_SILVER 0x805
|
|
|
|
|
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_IMPL(midr) (((midr) >> 24) & 0xff)
|
|
|
|
|
#define CPU_PART(midr) (((midr) >> 4) & 0xfff)
|
|
|
|
|
#define CPU_VAR(midr) (((midr) >> 20) & 0xf)
|
2022-11-14 15:48:43 +00:00
|
|
|
#define CPU_ARCH(midr) (((midr) >> 16) & 0xf)
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_REV(midr) (((midr) >> 0) & 0xf)
|
|
|
|
|
|
|
|
|
|
#define CPU_IMPL_TO_MIDR(val) (((val) & 0xff) << 24)
|
|
|
|
|
#define CPU_PART_TO_MIDR(val) (((val) & 0xfff) << 4)
|
|
|
|
|
#define CPU_VAR_TO_MIDR(val) (((val) & 0xf) << 20)
|
2022-11-14 15:48:43 +00:00
|
|
|
#define CPU_ARCH_TO_MIDR(val) (((val) & 0xf) << 16)
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_REV_TO_MIDR(val) (((val) & 0xf) << 0)
|
|
|
|
|
|
|
|
|
|
#define CPU_IMPL_MASK (0xff << 24)
|
|
|
|
|
#define CPU_PART_MASK (0xfff << 4)
|
|
|
|
|
#define CPU_VAR_MASK (0xf << 20)
|
2022-11-14 15:48:43 +00:00
|
|
|
#define CPU_ARCH_MASK (0xf << 16)
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
#define CPU_REV_MASK (0xf << 0)
|
|
|
|
|
|
2015-07-21 12:15:00 +00:00
|
|
|
#define CPU_ID_RAW(impl, part, var, rev) \
|
|
|
|
|
(CPU_IMPL_TO_MIDR((impl)) | \
|
|
|
|
|
CPU_PART_TO_MIDR((part)) | CPU_VAR_TO_MIDR((var)) | \
|
|
|
|
|
CPU_REV_TO_MIDR((rev)))
|
|
|
|
|
|
|
|
|
|
#define CPU_MATCH(mask, impl, part, var, rev) \
|
|
|
|
|
(((mask) & PCPU_GET(midr)) == \
|
|
|
|
|
((mask) & CPU_ID_RAW((impl), (part), (var), (rev))))
|
|
|
|
|
|
|
|
|
|
#define CPU_MATCH_RAW(mask, devid) \
|
|
|
|
|
(((mask) & PCPU_GET(midr)) == ((mask) & (devid)))
|
Rework CPU identification on ARM64
This commit reworks the code responsible for identification of
the CPUs during runtime.
It is necessary to provide a way for workarounds and erratums
to be applied only for certain HW versions.
The copy of MIDR is now stored in pcpu to provide a fast and
convenient way for assambly code to read it (pcpu is used quite often
so there is a chance it's inside the cache).
The MIDR is also better way of identification than using user-friendly
cpu_desc structure, because it can be compiled into comparision of
single u32 with only one access to the memory - this is crucial
for some erratums which are called from performance-critical
places.
Changes in cpu_identify makes this function safe to be called
on non-boot CPUs.
New function CPU_MATCH was implemented which returns boolean
value based on mathing masked MIDR with chip identification.
Example of usage:
printf("is thunder: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_CAVIUM, CPU_PART_THUNDER, 0, 0));
printf("is generic: %d\n", CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK,
CPU_IMPL_ARM, CPU_PART_FOUNDATION, 0, 0));
Reviewed by: andrew
Obtained from: Semihalf
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D3030
2015-07-09 11:32:29 +00:00
|
|
|
|
2015-07-31 10:00:45 +00:00
|
|
|
/*
|
|
|
|
|
* Chip-specific errata. This defines are intended to be
|
|
|
|
|
* booleans used within if statements. When an appropriate
|
|
|
|
|
* kernel option is disabled, these defines must be defined
|
|
|
|
|
* as 0 to allow the compiler to remove a dead code thus
|
|
|
|
|
* produce better optimized kernel image.
|
|
|
|
|
*/
|
|
|
|
|
/*
|
|
|
|
|
* Vendor: Cavium
|
|
|
|
|
* Chip: ThunderX
|
|
|
|
|
* Revision(s): Pass 1.0, Pass 1.1
|
|
|
|
|
*/
|
|
|
|
|
#ifdef THUNDERX_PASS_1_1_ERRATA
|
2018-06-13 12:17:11 +00:00
|
|
|
#define CPU_MATCH_ERRATA_CAVIUM_THUNDERX_1_1 \
|
2015-07-31 10:00:45 +00:00
|
|
|
(CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK | CPU_REV_MASK, \
|
2018-06-13 12:17:11 +00:00
|
|
|
CPU_IMPL_CAVIUM, CPU_PART_THUNDERX, 0, CPU_REV_THUNDERX_1_0) || \
|
2015-07-31 10:00:45 +00:00
|
|
|
CPU_MATCH(CPU_IMPL_MASK | CPU_PART_MASK | CPU_REV_MASK, \
|
2018-06-13 12:17:11 +00:00
|
|
|
CPU_IMPL_CAVIUM, CPU_PART_THUNDERX, 0, CPU_REV_THUNDERX_1_1))
|
2015-07-31 10:00:45 +00:00
|
|
|
#else
|
2018-06-13 12:17:11 +00:00
|
|
|
#define CPU_MATCH_ERRATA_CAVIUM_THUNDERX_1_1 0
|
2015-07-31 10:00:45 +00:00
|
|
|
#endif
|
|
|
|
|
|
2015-03-23 11:54:56 +00:00
|
|
|
extern char btext[];
|
|
|
|
|
extern char etext[];
|
|
|
|
|
|
|
|
|
|
extern uint64_t __cpu_affinity[];
|
|
|
|
|
|
2021-08-30 16:43:22 +00:00
|
|
|
struct arm64_addr_mask;
|
|
|
|
|
extern struct arm64_addr_mask elf64_addr_mask;
|
|
|
|
|
|
2015-03-23 11:54:56 +00:00
|
|
|
void cpu_halt(void) __dead2;
|
|
|
|
|
void cpu_reset(void) __dead2;
|
|
|
|
|
void fork_trampoline(void);
|
2020-03-03 15:25:01 +00:00
|
|
|
void identify_cache(uint64_t);
|
2020-07-01 16:57:57 +00:00
|
|
|
void identify_cpu(u_int);
|
2018-01-09 14:33:05 +00:00
|
|
|
void install_cpu_errata(void);
|
2015-03-23 11:54:56 +00:00
|
|
|
|
2021-07-08 13:15:55 +00:00
|
|
|
/* Pointer Authentication Code (PAC) support */
|
|
|
|
|
void ptrauth_init(void);
|
|
|
|
|
void ptrauth_fork(struct thread *, struct thread *);
|
|
|
|
|
void ptrauth_exec(struct thread *);
|
|
|
|
|
void ptrauth_copy_thread(struct thread *, struct thread *);
|
|
|
|
|
void ptrauth_thread_alloc(struct thread *);
|
|
|
|
|
void ptrauth_thread0(struct thread *);
|
|
|
|
|
#ifdef SMP
|
|
|
|
|
void ptrauth_mp_start(uint64_t);
|
|
|
|
|
#endif
|
|
|
|
|
|
2020-07-01 16:17:51 +00:00
|
|
|
/* Functions to read the sanitised view of the special registers */
|
2020-07-01 16:57:57 +00:00
|
|
|
void update_special_regs(u_int);
|
2020-07-01 16:17:51 +00:00
|
|
|
bool extract_user_id_field(u_int, u_int, uint8_t *);
|
|
|
|
|
bool get_kernel_reg(u_int, uint64_t *);
|
|
|
|
|
|
2015-03-23 11:54:56 +00:00
|
|
|
#define CPU_AFFINITY(cpu) __cpu_affinity[(cpu)]
|
2015-09-16 23:59:45 +00:00
|
|
|
#define CPU_CURRENT_SOCKET \
|
|
|
|
|
(CPU_AFF2(CPU_AFFINITY(PCPU_GET(cpuid))))
|
2015-03-23 11:54:56 +00:00
|
|
|
|
|
|
|
|
static __inline uint64_t
|
|
|
|
|
get_cyclecount(void)
|
|
|
|
|
{
|
2015-07-21 12:50:45 +00:00
|
|
|
uint64_t ret;
|
2015-03-23 11:54:56 +00:00
|
|
|
|
2015-07-21 12:50:45 +00:00
|
|
|
ret = READ_SPECIALREG(cntvct_el0);
|
|
|
|
|
|
|
|
|
|
return (ret);
|
2015-03-23 11:54:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define ADDRESS_TRANSLATE_FUNC(stage) \
|
|
|
|
|
static inline uint64_t \
|
|
|
|
|
arm64_address_translate_ ##stage (uint64_t addr) \
|
|
|
|
|
{ \
|
|
|
|
|
uint64_t ret; \
|
|
|
|
|
\
|
|
|
|
|
__asm __volatile( \
|
2022-03-25 16:04:47 +00:00
|
|
|
"at " __STRING(stage) ", %1 \n" \
|
|
|
|
|
"isb \n" \
|
2015-03-23 11:54:56 +00:00
|
|
|
"mrs %0, par_el1" : "=r"(ret) : "r"(addr)); \
|
|
|
|
|
\
|
|
|
|
|
return (ret); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
ADDRESS_TRANSLATE_FUNC(s1e0r)
|
|
|
|
|
ADDRESS_TRANSLATE_FUNC(s1e0w)
|
|
|
|
|
ADDRESS_TRANSLATE_FUNC(s1e1r)
|
|
|
|
|
ADDRESS_TRANSLATE_FUNC(s1e1w)
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* !_MACHINE_CPU_H_ */
|
