1998-08-06 08:49:09 +00:00
|
|
|
/*-
|
|
|
|
* Copyright (c) 1998 Doug Rabson
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*
|
1999-04-21 07:26:30 +00:00
|
|
|
* $Id: isavar.h,v 1.3 1999/04/16 21:22:34 peter Exp $
|
1998-08-06 08:49:09 +00:00
|
|
|
*/
|
|
|
|
|
1998-11-15 18:25:17 +00:00
|
|
|
#define ISA_NPORT_IVARS 2
|
|
|
|
#define ISA_NMEM_IVARS 2
|
|
|
|
#define ISA_NIRQ_IVARS 2
|
|
|
|
#define ISA_NDRQ_IVARS 2
|
|
|
|
|
1998-08-06 08:49:09 +00:00
|
|
|
enum isa_device_ivars {
|
1998-11-15 18:25:17 +00:00
|
|
|
ISA_IVAR_PORT,
|
|
|
|
ISA_IVAR_PORT_0 = ISA_IVAR_PORT,
|
|
|
|
ISA_IVAR_PORT_1,
|
|
|
|
ISA_IVAR_PORTSIZE,
|
|
|
|
ISA_IVAR_PORTSIZE_0 = ISA_IVAR_PORTSIZE,
|
|
|
|
ISA_IVAR_PORTSIZE_1,
|
|
|
|
ISA_IVAR_MADDR,
|
|
|
|
ISA_IVAR_MADDR_0 = ISA_IVAR_MADDR,
|
|
|
|
ISA_IVAR_MADDR_1,
|
|
|
|
ISA_IVAR_MSIZE,
|
|
|
|
ISA_IVAR_MSIZE_0 = ISA_IVAR_MSIZE,
|
|
|
|
ISA_IVAR_MSIZE_1,
|
|
|
|
ISA_IVAR_FLAGS,
|
|
|
|
ISA_IVAR_IRQ,
|
|
|
|
ISA_IVAR_IRQ_0 = ISA_IVAR_IRQ,
|
|
|
|
ISA_IVAR_IRQ_1,
|
|
|
|
ISA_IVAR_DRQ,
|
|
|
|
ISA_IVAR_DRQ_0 = ISA_IVAR_DRQ,
|
|
|
|
ISA_IVAR_DRQ_1
|
1998-08-06 08:49:09 +00:00
|
|
|
};
|
|
|
|
|
1999-04-21 07:26:30 +00:00
|
|
|
extern intrmask_t isa_irq_pending(void);
|
|
|
|
extern intrmask_t isa_irq_mask(void);
|
1998-08-06 08:49:09 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Simplified accessors for isa devices
|
|
|
|
*/
|
|
|
|
#define ISA_ACCESSOR(A, B, T) \
|
|
|
|
\
|
|
|
|
static __inline T isa_get_ ## A(device_t dev) \
|
|
|
|
{ \
|
1999-04-16 21:22:55 +00:00
|
|
|
uintptr_t v; \
|
1998-08-06 08:49:09 +00:00
|
|
|
BUS_READ_IVAR(device_get_parent(dev), dev, ISA_IVAR_ ## B, &v); \
|
|
|
|
return (T) v; \
|
|
|
|
} \
|
|
|
|
\
|
|
|
|
static __inline void isa_set_ ## A(device_t dev, T t) \
|
|
|
|
{ \
|
|
|
|
u_long v = (u_long) t; \
|
|
|
|
BUS_WRITE_IVAR(device_get_parent(dev), dev, ISA_IVAR_ ## B, v); \
|
|
|
|
}
|
|
|
|
|
|
|
|
ISA_ACCESSOR(port, PORT, int)
|
|
|
|
ISA_ACCESSOR(portsize, PORTSIZE, int)
|
|
|
|
ISA_ACCESSOR(flags, FLAGS, int)
|
|
|
|
ISA_ACCESSOR(irq, IRQ, int)
|
1999-04-16 21:22:55 +00:00
|
|
|
ISA_ACCESSOR(drq, DRQ, int)
|
|
|
|
ISA_ACCESSOR(maddr, MADDR, int)
|
|
|
|
ISA_ACCESSOR(msize, MSIZE, int)
|
1998-08-06 08:49:09 +00:00
|
|
|
|