214 lines
5.6 KiB
Plaintext
214 lines
5.6 KiB
Plaintext
|
/*
|
||
|
|
* Devices shared by all Juno boards
|
||
|
|
*/
|
||
|
|
|
||
|
|
memtimer: timer@2a810000 {
|
||
|
|
compatible = "arm,armv7-timer-mem";
|
||
|
|
reg = <0x0 0x2a810000 0x0 0x10000>;
|
||
|
|
clock-frequency = <50000000>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
ranges;
|
||
|
|
status = "disabled";
|
||
|
|
frame@2a830000 {
|
||
|
|
frame-number = <1>;
|
||
|
|
interrupts = <0 60 4>;
|
||
|
|
reg = <0x0 0x2a830000 0x0 0x10000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
mailbox: mhu@2b1f0000 {
|
||
|
|
compatible = "arm,mhu", "arm,primecell";
|
||
|
|
reg = <0x0 0x2b1f0000 0x0 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
interrupt-names = "mhu_lpri_rx",
|
||
|
|
"mhu_hpri_rx";
|
||
|
|
#mbox-cells = <1>;
|
||
|
|
clocks = <&soc_refclk100mhz>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
gic: interrupt-controller@2c010000 {
|
||
|
|
compatible = "arm,gic-400", "arm,cortex-a15-gic";
|
||
|
|
reg = <0x0 0x2c010000 0 0x1000>,
|
||
|
|
<0x0 0x2c02f000 0 0x2000>,
|
||
|
|
<0x0 0x2c04f000 0 0x2000>,
|
||
|
|
<0x0 0x2c06f000 0 0x2000>;
|
||
|
|
#address-cells = <2>;
|
||
|
|
#interrupt-cells = <3>;
|
||
|
|
#size-cells = <2>;
|
||
|
|
interrupt-controller;
|
||
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
|
||
|
|
ranges = <0 0 0 0x2c1c0000 0 0x40000>;
|
||
|
|
v2m_0: v2m@0 {
|
||
|
|
compatible = "arm,gic-v2m-frame";
|
||
|
|
msi-controller;
|
||
|
|
reg = <0 0 0 0x1000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
timer {
|
||
|
|
compatible = "arm,armv8-timer";
|
||
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,
|
||
|
|
<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram: sram@2e000000 {
|
||
|
|
compatible = "arm,juno-sram-ns", "mmio-sram";
|
||
|
|
reg = <0x0 0x2e000000 0x0 0x8000>;
|
||
|
|
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0x0 0x2e000000 0x8000>;
|
||
|
|
|
||
|
|
cpu_scp_lpri: scp-shmem@0 {
|
||
|
|
compatible = "arm,juno-scp-shmem";
|
||
|
|
reg = <0x0 0x200>;
|
||
|
|
};
|
||
|
|
|
||
|
|
cpu_scp_hpri: scp-shmem@200 {
|
||
|
|
compatible = "arm,juno-scp-shmem";
|
||
|
|
reg = <0x200 0x200>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
scpi {
|
||
|
|
compatible = "arm,scpi";
|
||
|
|
mboxes = <&mailbox 1>;
|
||
|
|
shmem = <&cpu_scp_hpri>;
|
||
|
|
|
||
|
|
clocks {
|
||
|
|
compatible = "arm,scpi-clocks";
|
||
|
|
|
||
|
|
scpi_dvfs: scpi_clocks@0 {
|
||
|
|
compatible = "arm,scpi-dvfs-clocks";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
clock-indices = <0>, <1>, <2>;
|
||
|
|
clock-output-names = "atlclk", "aplclk","gpuclk";
|
||
|
|
};
|
||
|
|
scpi_clk: scpi_clocks@3 {
|
||
|
|
compatible = "arm,scpi-variable-clocks";
|
||
|
|
#clock-cells = <1>;
|
||
|
|
clock-indices = <3>, <4>;
|
||
|
|
clock-output-names = "pxlclk0", "pxlclk1";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
scpi_sensors0: sensors {
|
||
|
|
compatible = "arm,scpi-sensors";
|
||
|
|
#thermal-sensor-cells = <1>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/include/ "juno-clocks.dtsi"
|
||
|
|
|
||
|
|
dma@7ff00000 {
|
||
|
|
compatible = "arm,pl330", "arm,primecell";
|
||
|
|
reg = <0x0 0x7ff00000 0 0x1000>;
|
||
|
|
#dma-cells = <1>;
|
||
|
|
#dma-channels = <8>;
|
||
|
|
#dma-requests = <32>;
|
||
|
|
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&soc_faxiclk>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
soc_uart0: uart@7ff80000 {
|
||
|
|
compatible = "arm,pl011", "arm,primecell";
|
||
|
|
reg = <0x0 0x7ff80000 0x0 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&soc_uartclk>, <&soc_refclk100mhz>;
|
||
|
|
clock-names = "uartclk", "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
i2c@7ffa0000 {
|
||
|
|
compatible = "snps,designware-i2c";
|
||
|
|
reg = <0x0 0x7ffa0000 0x0 0x1000>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
i2c-sda-hold-time-ns = <500>;
|
||
|
|
clocks = <&soc_smc50mhz>;
|
||
|
|
|
||
|
|
dvi0: dvi-transmitter@70 {
|
||
|
|
compatible = "nxp,tda998x";
|
||
|
|
reg = <0x70>;
|
||
|
|
};
|
||
|
|
|
||
|
|
dvi1: dvi-transmitter@71 {
|
||
|
|
compatible = "nxp,tda998x";
|
||
|
|
reg = <0x71>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
ohci@7ffb0000 {
|
||
|
|
compatible = "generic-ohci";
|
||
|
|
reg = <0x0 0x7ffb0000 0x0 0x10000>;
|
||
|
|
interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&soc_usb48mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ehci@7ffc0000 {
|
||
|
|
compatible = "generic-ehci";
|
||
|
|
reg = <0x0 0x7ffc0000 0x0 0x10000>;
|
||
|
|
interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&soc_usb48mhz>;
|
||
|
|
};
|
||
|
|
|
||
|
|
memory-controller@7ffd0000 {
|
||
|
|
compatible = "arm,pl354", "arm,primecell";
|
||
|
|
reg = <0 0x7ffd0000 0 0x1000>;
|
||
|
|
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&soc_smc50mhz>;
|
||
|
|
clock-names = "apb_pclk";
|
||
|
|
};
|
||
|
|
|
||
|
|
memory@80000000 {
|
||
|
|
device_type = "memory";
|
||
|
|
/* last 16MB of the first memory area is reserved for secure world use by firmware */
|
||
|
|
reg = <0x00000000 0x80000000 0x0 0x7f000000>,
|
||
|
|
<0x00000008 0x80000000 0x1 0x80000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
smb {
|
||
|
|
compatible = "simple-bus";
|
||
|
|
#address-cells = <2>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
ranges = <0 0 0 0x08000000 0x04000000>,
|
||
|
|
<1 0 0 0x14000000 0x04000000>,
|
||
|
|
<2 0 0 0x18000000 0x04000000>,
|
||
|
|
<3 0 0 0x1c000000 0x04000000>,
|
||
|
|
<4 0 0 0x0c000000 0x04000000>,
|
||
|
|
<5 0 0 0x10000000 0x04000000>;
|
||
|
|
|
||
|
|
#interrupt-cells = <1>;
|
||
|
|
interrupt-map-mask = <0 0 15>;
|
||
|
|
interrupt-map = <0 0 0 &gic 0 0 0 68 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 1 &gic 0 0 0 69 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 2 &gic 0 0 0 70 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 3 &gic 0 0 0 160 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 4 &gic 0 0 0 161 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 5 &gic 0 0 0 162 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 6 &gic 0 0 0 163 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 7 &gic 0 0 0 164 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 8 &gic 0 0 0 165 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 9 &gic 0 0 0 166 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 10 &gic 0 0 0 167 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 11 &gic 0 0 0 168 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<0 0 12 &gic 0 0 0 169 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
|
||
|
|
/include/ "juno-motherboard.dtsi"
|
||
|
|
};
|