2004-06-06 10:05:10 +00:00
|
|
|
/*-
|
2017-11-26 02:00:33 +00:00
|
|
|
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
|
|
|
*
|
2005-03-16 19:03:46 +00:00
|
|
|
* Copyright (c) 2004-2005 David Schultz <das@FreeBSD.ORG>
|
2004-06-06 10:05:10 +00:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* $FreeBSD$
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _FENV_H_
|
|
|
|
#define _FENV_H_
|
|
|
|
|
|
|
|
#include <sys/_types.h>
|
2019-12-12 17:12:18 +00:00
|
|
|
#include <machine/endian.h>
|
2004-06-06 10:05:10 +00:00
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
#ifndef __fenv_static
|
|
|
|
#define __fenv_static static
|
|
|
|
#endif
|
|
|
|
|
2004-06-06 10:05:10 +00:00
|
|
|
typedef __uint32_t fenv_t;
|
|
|
|
typedef __uint32_t fexcept_t;
|
|
|
|
|
|
|
|
/* Exception flags */
|
2021-05-05 14:20:56 +00:00
|
|
|
#ifdef __SPE__
|
|
|
|
#define FE_OVERFLOW 0x00000100
|
|
|
|
#define FE_UNDERFLOW 0x00000200
|
|
|
|
#define FE_DIVBYZERO 0x00000400
|
|
|
|
#define FE_INVALID 0x00000800
|
|
|
|
#define FE_INEXACT 0x00001000
|
|
|
|
|
|
|
|
#define FE_ALL_INVALID FE_INVALID
|
|
|
|
|
|
|
|
#define _FPUSW_SHIFT 6
|
|
|
|
#else
|
2004-06-06 10:05:10 +00:00
|
|
|
#define FE_INEXACT 0x02000000
|
|
|
|
#define FE_DIVBYZERO 0x04000000
|
|
|
|
#define FE_UNDERFLOW 0x08000000
|
|
|
|
#define FE_OVERFLOW 0x10000000
|
|
|
|
#define FE_INVALID 0x20000000 /* all types of invalid FP ops */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The PowerPC architecture has extra invalid flags that indicate the
|
|
|
|
* specific type of invalid operation occurred. These flags may be
|
|
|
|
* tested, set, and cleared---but not masked---separately. All of
|
|
|
|
* these bits are cleared when FE_INVALID is cleared, but only
|
|
|
|
* FE_VXSOFT is set when FE_INVALID is explicitly set in software.
|
|
|
|
*/
|
|
|
|
#define FE_VXCVI 0x00000100 /* invalid integer convert */
|
|
|
|
#define FE_VXSQRT 0x00000200 /* square root of a negative */
|
|
|
|
#define FE_VXSOFT 0x00000400 /* software-requested exception */
|
|
|
|
#define FE_VXVC 0x00080000 /* ordered comparison involving NaN */
|
|
|
|
#define FE_VXIMZ 0x00100000 /* inf * 0 */
|
|
|
|
#define FE_VXZDZ 0x00200000 /* 0 / 0 */
|
|
|
|
#define FE_VXIDI 0x00400000 /* inf / inf */
|
|
|
|
#define FE_VXISI 0x00800000 /* inf - inf */
|
|
|
|
#define FE_VXSNAN 0x01000000 /* operation on a signalling NaN */
|
|
|
|
#define FE_ALL_INVALID (FE_VXCVI | FE_VXSQRT | FE_VXSOFT | FE_VXVC | \
|
|
|
|
FE_VXIMZ | FE_VXZDZ | FE_VXIDI | FE_VXISI | \
|
|
|
|
FE_VXSNAN | FE_INVALID)
|
2021-05-05 14:20:56 +00:00
|
|
|
|
|
|
|
#define _FPUSW_SHIFT 22
|
|
|
|
#endif
|
2004-06-06 10:05:10 +00:00
|
|
|
#define FE_ALL_EXCEPT (FE_DIVBYZERO | FE_INEXACT | \
|
|
|
|
FE_ALL_INVALID | FE_OVERFLOW | FE_UNDERFLOW)
|
|
|
|
|
|
|
|
/* Rounding modes */
|
|
|
|
#define FE_TONEAREST 0x0000
|
|
|
|
#define FE_TOWARDZERO 0x0001
|
|
|
|
#define FE_UPWARD 0x0002
|
|
|
|
#define FE_DOWNWARD 0x0003
|
|
|
|
#define _ROUND_MASK (FE_TONEAREST | FE_DOWNWARD | \
|
|
|
|
FE_UPWARD | FE_TOWARDZERO)
|
|
|
|
|
|
|
|
__BEGIN_DECLS
|
|
|
|
|
|
|
|
/* Default floating-point environment */
|
|
|
|
extern const fenv_t __fe_dfl_env;
|
|
|
|
#define FE_DFL_ENV (&__fe_dfl_env)
|
|
|
|
|
|
|
|
/* We need to be able to map status flag positions to mask flag positions */
|
|
|
|
#define _ENABLE_MASK ((FE_DIVBYZERO | FE_INEXACT | FE_INVALID | \
|
|
|
|
FE_OVERFLOW | FE_UNDERFLOW) >> _FPUSW_SHIFT)
|
|
|
|
|
2008-02-24 19:22:53 +00:00
|
|
|
#ifndef _SOFT_FLOAT
|
Create a new MACHINE_ARCH for Freescale PowerPC e500v2
Summary:
The Freescale e500v2 PowerPC core does not use a standard FPU.
Instead, it uses a Signal Processing Engine (SPE)--a DSP-style vector processor
unit, which doubles as a FPU. The PowerPC SPE ABI is incompatible with the
stock powerpc ABI, so a new MACHINE_ARCH was created to deal with this.
Additionaly, the SPE opcodes overlap with Altivec, so these are mutually
exclusive. Taking advantage of this fact, a new file, powerpc/booke/spe.c, was
created with the same function set as in powerpc/powerpc/altivec.c, so it
becomes effectively a drop-in replacement. setjmp/longjmp were modified to save
the upper 32-bits of the now-64-bit GPRs (upper 32-bits are only accessible by
the SPE).
Note: This does _not_ support the SPE in the e500v1, as the e500v1 SPE does not
support double-precision floating point.
Also, without a new MACHINE_ARCH it would be impossible to provide binary
packages which utilize the SPE.
Additionally, no work has been done to support ports, work is needed for this.
This also means no newer gcc can yet be used. However, gcc's powerpc support
has been refactored which would make adding a powerpcspe-freebsd target very
easy.
Test Plan:
This was lightly tested on a RouterBoard RB800 and an AmigaOne A1222
(P1022-based) board, compiled against the new ABI. Base system utilities
(/bin/sh, /bin/ls, etc) still function appropriately, the system is able to boot
multiuser.
Reviewed By: bdrewery, imp
Relnotes: yes
Differential Revision: https://reviews.freebsd.org/D5683
2016-10-22 01:57:15 +00:00
|
|
|
#ifdef __SPE__
|
2019-12-12 17:12:18 +00:00
|
|
|
#define __mffs(__env) \
|
|
|
|
__asm __volatile("mfspr %0, 512" : "=r" ((__env)->__bits.__reg))
|
|
|
|
#define __mtfsf(__env) \
|
|
|
|
__asm __volatile("mtspr 512,%0;isync" :: "r" ((__env).__bits.__reg))
|
Create a new MACHINE_ARCH for Freescale PowerPC e500v2
Summary:
The Freescale e500v2 PowerPC core does not use a standard FPU.
Instead, it uses a Signal Processing Engine (SPE)--a DSP-style vector processor
unit, which doubles as a FPU. The PowerPC SPE ABI is incompatible with the
stock powerpc ABI, so a new MACHINE_ARCH was created to deal with this.
Additionaly, the SPE opcodes overlap with Altivec, so these are mutually
exclusive. Taking advantage of this fact, a new file, powerpc/booke/spe.c, was
created with the same function set as in powerpc/powerpc/altivec.c, so it
becomes effectively a drop-in replacement. setjmp/longjmp were modified to save
the upper 32-bits of the now-64-bit GPRs (upper 32-bits are only accessible by
the SPE).
Note: This does _not_ support the SPE in the e500v1, as the e500v1 SPE does not
support double-precision floating point.
Also, without a new MACHINE_ARCH it would be impossible to provide binary
packages which utilize the SPE.
Additionally, no work has been done to support ports, work is needed for this.
This also means no newer gcc can yet be used. However, gcc's powerpc support
has been refactored which would make adding a powerpcspe-freebsd target very
easy.
Test Plan:
This was lightly tested on a RouterBoard RB800 and an AmigaOne A1222
(P1022-based) board, compiled against the new ABI. Base system utilities
(/bin/sh, /bin/ls, etc) still function appropriately, the system is able to boot
multiuser.
Reviewed By: bdrewery, imp
Relnotes: yes
Differential Revision: https://reviews.freebsd.org/D5683
2016-10-22 01:57:15 +00:00
|
|
|
#else
|
2019-12-12 17:12:18 +00:00
|
|
|
#define __mffs(__env) \
|
|
|
|
__asm __volatile("mffs %0" : "=f" ((__env)->__d))
|
|
|
|
#define __mtfsf(__env) \
|
|
|
|
__asm __volatile("mtfsf 255,%0" :: "f" ((__env).__d))
|
Create a new MACHINE_ARCH for Freescale PowerPC e500v2
Summary:
The Freescale e500v2 PowerPC core does not use a standard FPU.
Instead, it uses a Signal Processing Engine (SPE)--a DSP-style vector processor
unit, which doubles as a FPU. The PowerPC SPE ABI is incompatible with the
stock powerpc ABI, so a new MACHINE_ARCH was created to deal with this.
Additionaly, the SPE opcodes overlap with Altivec, so these are mutually
exclusive. Taking advantage of this fact, a new file, powerpc/booke/spe.c, was
created with the same function set as in powerpc/powerpc/altivec.c, so it
becomes effectively a drop-in replacement. setjmp/longjmp were modified to save
the upper 32-bits of the now-64-bit GPRs (upper 32-bits are only accessible by
the SPE).
Note: This does _not_ support the SPE in the e500v1, as the e500v1 SPE does not
support double-precision floating point.
Also, without a new MACHINE_ARCH it would be impossible to provide binary
packages which utilize the SPE.
Additionally, no work has been done to support ports, work is needed for this.
This also means no newer gcc can yet be used. However, gcc's powerpc support
has been refactored which would make adding a powerpcspe-freebsd target very
easy.
Test Plan:
This was lightly tested on a RouterBoard RB800 and an AmigaOne A1222
(P1022-based) board, compiled against the new ABI. Base system utilities
(/bin/sh, /bin/ls, etc) still function appropriately, the system is able to boot
multiuser.
Reviewed By: bdrewery, imp
Relnotes: yes
Differential Revision: https://reviews.freebsd.org/D5683
2016-10-22 01:57:15 +00:00
|
|
|
#endif
|
2008-02-24 19:22:53 +00:00
|
|
|
#else
|
|
|
|
#define __mffs(__env)
|
|
|
|
#define __mtfsf(__env)
|
|
|
|
#endif
|
2004-06-06 10:05:10 +00:00
|
|
|
|
|
|
|
union __fpscr {
|
|
|
|
double __d;
|
|
|
|
struct {
|
2016-02-26 20:25:26 +00:00
|
|
|
#if _BYTE_ORDER == _LITTLE_ENDIAN
|
|
|
|
fenv_t __reg;
|
|
|
|
__uint32_t __junk;
|
|
|
|
#else
|
2004-06-06 10:05:10 +00:00
|
|
|
__uint32_t __junk;
|
|
|
|
fenv_t __reg;
|
2016-02-26 20:25:26 +00:00
|
|
|
#endif
|
2004-06-06 10:05:10 +00:00
|
|
|
} __bits;
|
|
|
|
};
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
feclearexcept(int __excepts)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
|
|
|
if (__excepts & FE_INVALID)
|
|
|
|
__excepts |= FE_ALL_INVALID;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg &= ~__excepts;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fegetexceptflag(fexcept_t *__flagp, int __excepts)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
*__flagp = __r.__bits.__reg & __excepts;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fesetexceptflag(const fexcept_t *__flagp, int __excepts)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
|
|
|
if (__excepts & FE_INVALID)
|
2020-11-17 12:36:59 +00:00
|
|
|
__excepts |= FE_ALL_INVALID;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg &= ~__excepts;
|
|
|
|
__r.__bits.__reg |= *__flagp & __excepts;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2021-05-05 14:20:56 +00:00
|
|
|
#ifdef __SPE__
|
|
|
|
extern int feraiseexcept(int __excepts);
|
|
|
|
#else
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
feraiseexcept(int __excepts)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
|
|
|
if (__excepts & FE_INVALID)
|
|
|
|
__excepts |= FE_VXSOFT;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg |= __excepts;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
2021-05-05 14:20:56 +00:00
|
|
|
#endif
|
2004-06-06 10:05:10 +00:00
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fetestexcept(int __excepts)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (__r.__bits.__reg & __excepts);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fegetround(void)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (__r.__bits.__reg & _ROUND_MASK);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fesetround(int __round)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
|
|
|
if (__round & ~_ROUND_MASK)
|
|
|
|
return (-1);
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg &= ~_ROUND_MASK;
|
|
|
|
__r.__bits.__reg |= __round;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fegetenv(fenv_t *__envp)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
*__envp = __r.__bits.__reg;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
feholdexcept(fenv_t *__envp)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2020-02-02 19:16:52 +00:00
|
|
|
*__envp = __r.__bits.__reg;
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg &= ~(FE_ALL_EXCEPT | _ENABLE_MASK);
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
fesetenv(const fenv_t *__envp)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
|
|
|
__r.__bits.__reg = *__envp;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-10 15:43:09 +00:00
|
|
|
__fenv_static inline int
|
2004-06-06 10:05:10 +00:00
|
|
|
feupdateenv(const fenv_t *__envp)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__r.__bits.__reg &= FE_ALL_EXCEPT;
|
|
|
|
__r.__bits.__reg |= *__envp;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
#if __BSD_VISIBLE
|
|
|
|
|
2022-05-13 22:18:25 +00:00
|
|
|
__fenv_static inline int
|
2005-03-16 19:03:46 +00:00
|
|
|
feenableexcept(int __mask)
|
2004-06-06 10:05:10 +00:00
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
fenv_t __oldmask;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
__oldmask = __r.__bits.__reg;
|
2005-03-16 19:03:46 +00:00
|
|
|
__r.__bits.__reg |= (__mask & FE_ALL_EXCEPT) >> _FPUSW_SHIFT;
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return ((__oldmask & _ENABLE_MASK) << _FPUSW_SHIFT);
|
|
|
|
}
|
|
|
|
|
2022-05-13 22:18:25 +00:00
|
|
|
__fenv_static inline int
|
2005-03-16 19:03:46 +00:00
|
|
|
fedisableexcept(int __mask)
|
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
fenv_t __oldmask;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2005-03-16 19:03:46 +00:00
|
|
|
__oldmask = __r.__bits.__reg;
|
|
|
|
__r.__bits.__reg &= ~((__mask & FE_ALL_EXCEPT) >> _FPUSW_SHIFT);
|
2019-12-12 17:12:18 +00:00
|
|
|
__mtfsf(__r);
|
2005-03-16 19:03:46 +00:00
|
|
|
return ((__oldmask & _ENABLE_MASK) << _FPUSW_SHIFT);
|
|
|
|
}
|
|
|
|
|
2022-05-13 22:18:25 +00:00
|
|
|
/* We currently provide no external definition of fegetexcept(). */
|
2011-10-10 15:43:09 +00:00
|
|
|
static inline int
|
2005-03-16 19:03:46 +00:00
|
|
|
fegetexcept(void)
|
2004-06-06 10:05:10 +00:00
|
|
|
{
|
|
|
|
union __fpscr __r;
|
|
|
|
|
2019-12-12 17:12:18 +00:00
|
|
|
__mffs(&__r);
|
2004-06-06 10:05:10 +00:00
|
|
|
return ((__r.__bits.__reg & _ENABLE_MASK) << _FPUSW_SHIFT);
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif /* __BSD_VISIBLE */
|
|
|
|
|
|
|
|
__END_DECLS
|
|
|
|
|
|
|
|
#endif /* !_FENV_H_ */
|