freebsd-dev/lib/Target/TargetRegisterInfo.cpp

146 lines
5.2 KiB
C++
Raw Normal View History

2009-06-02 17:52:33 +00:00
//===- TargetRegisterInfo.cpp - Target Register Information Implementation ===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file implements the TargetRegisterInfo interface.
//
//===----------------------------------------------------------------------===//
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetRegisterInfo.h"
#include "llvm/Target/TargetFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/ADT/BitVector.h"
using namespace llvm;
TargetRegisterInfo::TargetRegisterInfo(const TargetRegisterDesc *D, unsigned NR,
regclass_iterator RCB, regclass_iterator RCE,
2010-05-27 15:15:58 +00:00
const char *const *subregindexnames,
2009-06-02 17:52:33 +00:00
int CFSO, int CFDO,
const unsigned* subregs, const unsigned subregsize,
const unsigned* aliases, const unsigned aliasessize)
: SubregHash(subregs), SubregHashSize(subregsize),
AliasesHash(aliases), AliasesHashSize(aliasessize),
2010-05-27 15:15:58 +00:00
Desc(D), SubRegIndexNames(subregindexnames), NumRegs(NR),
RegClassBegin(RCB), RegClassEnd(RCE) {
2009-06-02 17:52:33 +00:00
assert(NumRegs < FirstVirtualRegister &&
"Target has too many physical registers!");
CallFrameSetupOpcode = CFSO;
CallFrameDestroyOpcode = CFDO;
}
TargetRegisterInfo::~TargetRegisterInfo() {}
2010-07-13 17:19:57 +00:00
/// getMinimalPhysRegClass - Returns the Register Class of a physical
/// register of the given type, picking the most sub register class of
/// the right type that contains this physreg.
2009-06-02 17:52:33 +00:00
const TargetRegisterClass *
2010-07-13 17:19:57 +00:00
TargetRegisterInfo::getMinimalPhysRegClass(unsigned reg, EVT VT) const {
2009-06-02 17:52:33 +00:00
assert(isPhysicalRegister(reg) && "reg must be a physical register");
2010-07-13 17:19:57 +00:00
// Pick the most sub register class of the right type that contains
2009-06-02 17:52:33 +00:00
// this physreg.
const TargetRegisterClass* BestRC = 0;
for (regclass_iterator I = regclass_begin(), E = regclass_end(); I != E; ++I){
const TargetRegisterClass* RC = *I;
if ((VT == MVT::Other || RC->hasType(VT)) && RC->contains(reg) &&
2010-07-13 17:19:57 +00:00
(!BestRC || BestRC->hasSubClass(RC)))
2009-06-02 17:52:33 +00:00
BestRC = RC;
}
assert(BestRC && "Couldn't find the register class");
return BestRC;
}
/// getAllocatableSetForRC - Toggle the bits that represent allocatable
/// registers for the specific register class.
2009-10-14 17:57:32 +00:00
static void getAllocatableSetForRC(const MachineFunction &MF,
2009-06-02 17:52:33 +00:00
const TargetRegisterClass *RC, BitVector &R){
for (TargetRegisterClass::iterator I = RC->allocation_order_begin(MF),
E = RC->allocation_order_end(MF); I != E; ++I)
R.set(*I);
}
2009-10-14 17:57:32 +00:00
BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF,
2009-06-02 17:52:33 +00:00
const TargetRegisterClass *RC) const {
BitVector Allocatable(NumRegs);
if (RC) {
getAllocatableSetForRC(MF, RC, Allocatable);
return Allocatable;
}
for (TargetRegisterInfo::regclass_iterator I = regclass_begin(),
E = regclass_end(); I != E; ++I)
getAllocatableSetForRC(MF, *I, Allocatable);
return Allocatable;
}
/// getFrameIndexOffset - Returns the displacement from the frame register to
/// the stack frame of the specified index. This is the default implementation
2009-10-14 17:57:32 +00:00
/// which is overridden for some targets.
2010-02-16 09:30:23 +00:00
int TargetRegisterInfo::getFrameIndexOffset(const MachineFunction &MF,
int FI) const {
2009-06-02 17:52:33 +00:00
const TargetFrameInfo &TFI = *MF.getTarget().getFrameInfo();
2010-02-16 09:30:23 +00:00
const MachineFrameInfo *MFI = MF.getFrameInfo();
2009-06-02 17:52:33 +00:00
return MFI->getObjectOffset(FI) + MFI->getStackSize() -
TFI.getOffsetOfLocalArea() + MFI->getOffsetAdjustment();
}
/// getInitialFrameState - Returns a list of machine moves that are assumed
/// on entry to a function.
void
2010-02-16 09:30:23 +00:00
TargetRegisterInfo::getInitialFrameState(std::vector<MachineMove> &Moves) const{
2009-06-02 17:52:33 +00:00
// Default is to do nothing.
}
const TargetRegisterClass *
llvm::getCommonSubClass(const TargetRegisterClass *A,
const TargetRegisterClass *B) {
// First take care of the trivial cases
if (A == B)
return A;
if (!A || !B)
return 0;
// If B is a subclass of A, it will be handled in the loop below
if (B->hasSubClass(A))
return A;
const TargetRegisterClass *Best = 0;
for (TargetRegisterClass::sc_iterator I = A->subclasses_begin();
const TargetRegisterClass *X = *I; ++I) {
if (X == B)
return B; // B is a subclass of A
// X must be a common subclass of A and B
if (!B->hasSubClass(X))
continue;
// A superclass is definitely better.
if (!Best || Best->hasSuperClass(X)) {
Best = X;
continue;
}
// A subclass is definitely worse
if (Best->hasSubClass(X))
continue;
// Best and *I have no super/sub class relation - pick the larger class, or
// the smaller spill size.
int nb = std::distance(Best->begin(), Best->end());
int ni = std::distance(X->begin(), X->end());
if (ni>nb || (ni==nb && X->getSize() < Best->getSize()))
Best = X;
}
return Best;
}