2015-10-18 21:39:15 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2015 Cavium Inc.
|
|
|
|
|
* All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
|
* are met:
|
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
|
*
|
|
|
|
|
* $FreeBSD$
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef THUNDER_BGX_H
|
2015-10-18 22:02:58 +00:00
|
|
|
#define THUNDER_BGX_H
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define MAX_BGX_THUNDER 8 /* Max 4 nodes, 2 per node */
|
|
|
|
|
#define MAX_BGX_PER_CN88XX 2
|
|
|
|
|
#define MAX_LMAC_PER_BGX 4
|
|
|
|
|
#define MAX_BGX_CHANS_PER_LMAC 16
|
|
|
|
|
#define MAX_DMAC_PER_LMAC 8
|
|
|
|
|
#define MAX_FRAME_SIZE 9216
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define MAX_DMAC_PER_LMAC_TNS_BYPASS_MODE 2
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define MAX_LMAC (MAX_BGX_PER_CN88XX * MAX_LMAC_PER_BGX)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* Registers */
|
2015-10-18 22:02:58 +00:00
|
|
|
#define BGX_CMRX_CFG 0x00
|
|
|
|
|
#define CMR_PKT_TX_EN (1UL << 13)
|
|
|
|
|
#define CMR_PKT_RX_EN (1UL << 14)
|
|
|
|
|
#define CMR_EN (1UL << 15)
|
|
|
|
|
#define BGX_CMR_GLOBAL_CFG 0x08
|
|
|
|
|
#define CMR_GLOBAL_CFG_FCS_STRIP (1UL << 6)
|
|
|
|
|
#define BGX_CMRX_RX_ID_MAP 0x60
|
|
|
|
|
#define BGX_CMRX_RX_STAT0 0x70
|
|
|
|
|
#define BGX_CMRX_RX_STAT1 0x78
|
|
|
|
|
#define BGX_CMRX_RX_STAT2 0x80
|
|
|
|
|
#define BGX_CMRX_RX_STAT3 0x88
|
|
|
|
|
#define BGX_CMRX_RX_STAT4 0x90
|
|
|
|
|
#define BGX_CMRX_RX_STAT5 0x98
|
|
|
|
|
#define BGX_CMRX_RX_STAT6 0xA0
|
|
|
|
|
#define BGX_CMRX_RX_STAT7 0xA8
|
|
|
|
|
#define BGX_CMRX_RX_STAT8 0xB0
|
|
|
|
|
#define BGX_CMRX_RX_STAT9 0xB8
|
|
|
|
|
#define BGX_CMRX_RX_STAT10 0xC0
|
|
|
|
|
#define BGX_CMRX_RX_BP_DROP 0xC8
|
|
|
|
|
#define BGX_CMRX_RX_DMAC_CTL 0x0E8
|
|
|
|
|
#define BGX_CMR_RX_DMACX_CAM 0x200
|
|
|
|
|
#define RX_DMACX_CAM_EN (1UL << 48)
|
|
|
|
|
#define RX_DMACX_CAM_LMACID(x) (x << 49)
|
|
|
|
|
#define RX_DMAC_COUNT 32
|
|
|
|
|
#define BGX_CMR_RX_STREERING 0x300
|
|
|
|
|
#define RX_TRAFFIC_STEER_RULE_COUNT 8
|
|
|
|
|
#define BGX_CMR_CHAN_MSK_AND 0x450
|
|
|
|
|
#define BGX_CMR_BIST_STATUS 0x460
|
|
|
|
|
#define BGX_CMR_RX_LMACS 0x468
|
|
|
|
|
#define BGX_CMRX_TX_STAT0 0x600
|
|
|
|
|
#define BGX_CMRX_TX_STAT1 0x608
|
|
|
|
|
#define BGX_CMRX_TX_STAT2 0x610
|
|
|
|
|
#define BGX_CMRX_TX_STAT3 0x618
|
|
|
|
|
#define BGX_CMRX_TX_STAT4 0x620
|
|
|
|
|
#define BGX_CMRX_TX_STAT5 0x628
|
|
|
|
|
#define BGX_CMRX_TX_STAT6 0x630
|
|
|
|
|
#define BGX_CMRX_TX_STAT7 0x638
|
|
|
|
|
#define BGX_CMRX_TX_STAT8 0x640
|
|
|
|
|
#define BGX_CMRX_TX_STAT9 0x648
|
|
|
|
|
#define BGX_CMRX_TX_STAT10 0x650
|
|
|
|
|
#define BGX_CMRX_TX_STAT11 0x658
|
|
|
|
|
#define BGX_CMRX_TX_STAT12 0x660
|
|
|
|
|
#define BGX_CMRX_TX_STAT13 0x668
|
|
|
|
|
#define BGX_CMRX_TX_STAT14 0x670
|
|
|
|
|
#define BGX_CMRX_TX_STAT15 0x678
|
|
|
|
|
#define BGX_CMRX_TX_STAT16 0x680
|
|
|
|
|
#define BGX_CMRX_TX_STAT17 0x688
|
|
|
|
|
#define BGX_CMR_TX_LMACS 0x1000
|
|
|
|
|
|
|
|
|
|
#define BGX_SPUX_CONTROL1 0x10000
|
|
|
|
|
#define SPU_CTL_LOW_POWER (1UL << 11)
|
|
|
|
|
#define SPU_CTL_LOOPBACK (1UL << 14)
|
|
|
|
|
#define SPU_CTL_RESET (1UL << 15)
|
|
|
|
|
#define BGX_SPUX_STATUS1 0x10008
|
|
|
|
|
#define SPU_STATUS1_RCV_LNK (1UL << 2)
|
|
|
|
|
#define BGX_SPUX_STATUS2 0x10020
|
|
|
|
|
#define SPU_STATUS2_RCVFLT (1UL << 10)
|
|
|
|
|
#define BGX_SPUX_BX_STATUS 0x10028
|
|
|
|
|
#define SPU_BX_STATUS_RX_ALIGN (1UL << 12)
|
|
|
|
|
#define BGX_SPUX_BR_STATUS1 0x10030
|
|
|
|
|
#define SPU_BR_STATUS_BLK_LOCK (1UL << 0)
|
|
|
|
|
#define SPU_BR_STATUS_RCV_LNK (1UL << 12)
|
|
|
|
|
#define BGX_SPUX_BR_PMD_CRTL 0x10068
|
|
|
|
|
#define SPU_PMD_CRTL_TRAIN_EN (1UL << 1)
|
|
|
|
|
#define BGX_SPUX_BR_PMD_LP_CUP 0x10078
|
|
|
|
|
#define BGX_SPUX_BR_PMD_LD_CUP 0x10088
|
|
|
|
|
#define BGX_SPUX_BR_PMD_LD_REP 0x10090
|
|
|
|
|
#define BGX_SPUX_FEC_CONTROL 0x100A0
|
|
|
|
|
#define SPU_FEC_CTL_FEC_EN (1UL << 0)
|
|
|
|
|
#define SPU_FEC_CTL_ERR_EN (1UL << 1)
|
|
|
|
|
#define BGX_SPUX_AN_CONTROL 0x100C8
|
|
|
|
|
#define SPU_AN_CTL_AN_EN (1UL << 12)
|
|
|
|
|
#define SPU_AN_CTL_XNP_EN (1UL << 13)
|
|
|
|
|
#define BGX_SPUX_AN_ADV 0x100D8
|
|
|
|
|
#define BGX_SPUX_MISC_CONTROL 0x10218
|
|
|
|
|
#define SPU_MISC_CTL_INTLV_RDISP (1UL << 10)
|
|
|
|
|
#define SPU_MISC_CTL_RX_DIS (1UL << 12)
|
|
|
|
|
#define BGX_SPUX_INT 0x10220 /* +(0..3) << 20 */
|
|
|
|
|
#define BGX_SPUX_INT_W1S 0x10228
|
|
|
|
|
#define BGX_SPUX_INT_ENA_W1C 0x10230
|
|
|
|
|
#define BGX_SPUX_INT_ENA_W1S 0x10238
|
|
|
|
|
#define BGX_SPU_DBG_CONTROL 0x10300
|
|
|
|
|
#define SPU_DBG_CTL_AN_ARB_LINK_CHK_EN (1UL << 18)
|
|
|
|
|
#define SPU_DBG_CTL_AN_NONCE_MCT_DIS (1UL << 29)
|
|
|
|
|
|
|
|
|
|
#define BGX_SMUX_RX_INT 0x20000
|
|
|
|
|
#define BGX_SMUX_RX_JABBER 0x20030
|
|
|
|
|
#define BGX_SMUX_RX_CTL 0x20048
|
|
|
|
|
#define SMU_RX_CTL_STATUS (3UL << 0)
|
|
|
|
|
#define BGX_SMUX_TX_APPEND 0x20100
|
|
|
|
|
#define SMU_TX_APPEND_FCS_D (1UL << 2)
|
|
|
|
|
#define BGX_SMUX_TX_MIN_PKT 0x20118
|
|
|
|
|
#define BGX_SMUX_TX_INT 0x20140
|
|
|
|
|
#define BGX_SMUX_TX_CTL 0x20178
|
|
|
|
|
#define SMU_TX_CTL_DIC_EN (1UL << 0)
|
|
|
|
|
#define SMU_TX_CTL_UNI_EN (1UL << 1)
|
|
|
|
|
#define SMU_TX_CTL_LNK_STATUS (3UL << 4)
|
|
|
|
|
#define BGX_SMUX_TX_THRESH 0x20180
|
|
|
|
|
#define BGX_SMUX_CTL 0x20200
|
|
|
|
|
#define SMU_CTL_RX_IDLE (1UL << 0)
|
|
|
|
|
#define SMU_CTL_TX_IDLE (1UL << 1)
|
|
|
|
|
|
|
|
|
|
#define BGX_GMP_PCS_MRX_CTL 0x30000
|
|
|
|
|
#define PCS_MRX_CTL_RST_AN (1UL << 9)
|
|
|
|
|
#define PCS_MRX_CTL_PWR_DN (1UL << 11)
|
|
|
|
|
#define PCS_MRX_CTL_AN_EN (1UL << 12)
|
|
|
|
|
#define PCS_MRX_CTL_LOOPBACK1 (1UL << 14)
|
|
|
|
|
#define PCS_MRX_CTL_RESET (1UL << 15)
|
|
|
|
|
#define BGX_GMP_PCS_MRX_STATUS 0x30008
|
|
|
|
|
#define PCS_MRX_STATUS_AN_CPT (1UL << 5)
|
|
|
|
|
#define BGX_GMP_PCS_ANX_AN_RESULTS 0x30020
|
|
|
|
|
#define BGX_GMP_PCS_SGM_AN_ADV 0x30068
|
|
|
|
|
#define BGX_GMP_PCS_MISCX_CTL 0x30078
|
|
|
|
|
#define PCS_MISC_CTL_GMX_ENO (1UL << 11)
|
|
|
|
|
#define PCS_MISC_CTL_SAMP_PT_MASK 0x7FUL
|
|
|
|
|
#define BGX_GMP_GMI_PRTX_CFG 0x38020
|
|
|
|
|
#define GMI_PORT_CFG_SPEED (1UL << 1)
|
|
|
|
|
#define GMI_PORT_CFG_DUPLEX (1UL << 2)
|
|
|
|
|
#define GMI_PORT_CFG_SLOT_TIME (1UL << 3)
|
|
|
|
|
#define GMI_PORT_CFG_SPEED_MSB (1UL << 8)
|
|
|
|
|
#define BGX_GMP_GMI_RXX_JABBER 0x38038
|
|
|
|
|
#define BGX_GMP_GMI_TXX_THRESH 0x38210
|
|
|
|
|
#define BGX_GMP_GMI_TXX_APPEND 0x38218
|
|
|
|
|
#define BGX_GMP_GMI_TXX_SLOT 0x38220
|
|
|
|
|
#define BGX_GMP_GMI_TXX_BURST 0x38228
|
|
|
|
|
#define BGX_GMP_GMI_TXX_MIN_PKT 0x38240
|
|
|
|
|
#define BGX_GMP_GMI_TXX_SGMII_CTL 0x38300
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
#define BGX_MSIX_VEC_0_29_ADDR 0x400000 /* +(0..29) << 4 */
|
|
|
|
|
#define BGX_MSIX_VEC_0_29_CTL 0x400008
|
|
|
|
|
#define BGX_MSIX_PBA_0 0x4F0000
|
|
|
|
|
|
|
|
|
|
/* MSI-X interrupts */
|
2015-10-18 22:02:58 +00:00
|
|
|
#define BGX_MSIX_VECTORS 30
|
|
|
|
|
#define BGX_LMAC_VEC_OFFSET 7
|
|
|
|
|
#define BGX_MSIX_VEC_SHIFT 4
|
|
|
|
|
|
|
|
|
|
#define CMRX_INT 0
|
|
|
|
|
#define SPUX_INT 1
|
|
|
|
|
#define SMUX_RX_INT 2
|
|
|
|
|
#define SMUX_TX_INT 3
|
|
|
|
|
#define GMPX_PCS_INT 4
|
|
|
|
|
#define GMPX_GMI_RX_INT 5
|
|
|
|
|
#define GMPX_GMI_TX_INT 6
|
|
|
|
|
#define CMR_MEM_INT 28
|
|
|
|
|
#define SPU_MEM_INT 29
|
|
|
|
|
|
|
|
|
|
#define LMAC_INTR_LINK_UP (1 << 0)
|
|
|
|
|
#define LMAC_INTR_LINK_DOWN (1 << 1)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* RX_DMAC_CTL configuration*/
|
|
|
|
|
enum MCAST_MODE {
|
|
|
|
|
MCAST_MODE_REJECT,
|
|
|
|
|
MCAST_MODE_ACCEPT,
|
|
|
|
|
MCAST_MODE_CAM_FILTER,
|
|
|
|
|
RSVD
|
|
|
|
|
};
|
|
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define BCAST_ACCEPT 1
|
|
|
|
|
#define CAM_ACCEPT 1
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
void octeon_mdiobus_force_mod_depencency(void);
|
2015-10-18 22:02:58 +00:00
|
|
|
void bgx_add_dmac_addr(uint64_t dmac, int node, int bgx_idx, int lmac);
|
2015-10-18 21:39:15 +00:00
|
|
|
unsigned bgx_get_map(int node);
|
|
|
|
|
int bgx_get_lmac_count(int node, int bgx);
|
2015-10-18 22:02:58 +00:00
|
|
|
const uint8_t *bgx_get_lmac_mac(int node, int bgx_idx, int lmacid);
|
|
|
|
|
void bgx_set_lmac_mac(int node, int bgx_idx, int lmacid, const uint8_t *mac);
|
2015-10-18 21:39:15 +00:00
|
|
|
void bgx_get_lmac_link_state(int node, int bgx_idx, int lmacid, void *status);
|
|
|
|
|
void bgx_lmac_internal_loopback(int node, int bgx_idx,
|
2015-10-18 22:02:58 +00:00
|
|
|
int lmac_idx, boolean_t enable);
|
|
|
|
|
uint64_t bgx_get_rx_stats(int node, int bgx_idx, int lmac, int idx);
|
|
|
|
|
uint64_t bgx_get_tx_stats(int node, int bgx_idx, int lmac, int idx);
|
|
|
|
|
#define BGX_RX_STATS_COUNT 11
|
|
|
|
|
#define BGX_TX_STATS_COUNT 18
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
struct bgx_stats {
|
2015-10-18 22:02:58 +00:00
|
|
|
uint64_t rx_stats[BGX_RX_STATS_COUNT];
|
|
|
|
|
uint64_t tx_stats[BGX_TX_STATS_COUNT];
|
2015-10-18 21:39:15 +00:00
|
|
|
};
|
|
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define BGX_IN_PROMISCUOUS_MODE 1
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
enum LMAC_TYPE {
|
|
|
|
|
BGX_MODE_SGMII = 0, /* 1 lane, 1.250 Gbaud */
|
|
|
|
|
BGX_MODE_XAUI = 1, /* 4 lanes, 3.125 Gbaud */
|
|
|
|
|
BGX_MODE_DXAUI = 1, /* 4 lanes, 6.250 Gbaud */
|
|
|
|
|
BGX_MODE_RXAUI = 2, /* 2 lanes, 6.250 Gbaud */
|
|
|
|
|
BGX_MODE_XFI = 3, /* 1 lane, 10.3125 Gbaud */
|
|
|
|
|
BGX_MODE_XLAUI = 4, /* 4 lanes, 10.3125 Gbaud */
|
|
|
|
|
BGX_MODE_10G_KR = 3,/* 1 lane, 10.3125 Gbaud */
|
|
|
|
|
BGX_MODE_40G_KR = 4,/* 4 lanes, 10.3125 Gbaud */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
enum qlm_mode {
|
|
|
|
|
QLM_MODE_SGMII, /* SGMII, each lane independent */
|
|
|
|
|
QLM_MODE_XAUI_1X4, /* 1 XAUI or DXAUI, 4 lanes */
|
|
|
|
|
QLM_MODE_RXAUI_2X2, /* 2 RXAUI, 2 lanes each */
|
|
|
|
|
QLM_MODE_XFI_4X1, /* 4 XFI, 1 lane each */
|
|
|
|
|
QLM_MODE_XLAUI_1X4, /* 1 XLAUI, 4 lanes each */
|
|
|
|
|
QLM_MODE_10G_KR_4X1, /* 4 10GBASE-KR, 1 lane each */
|
|
|
|
|
QLM_MODE_40G_KR4_1X4, /* 1 40GBASE-KR4, 4 lanes each */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#endif /* THUNDER_BGX_H */
|
