Update to DRM CVS as of 2005-04-12, bringing many changes:
- Split core DRM routines back into their own module, rather than using the
nasty templated system like before.
- Development-class R300 support in radeon driver (requires userland pieces, of
course).
- Mach64 driver (haven't tested in a while -- my mach64s no longer fit in the
testbox). Covers Rage Pros, Rage Mobility P/M, Rage XL, and some others.
- i915 driver files, which just need to get drm_drv.c fixed to allow attachment
to the drmsub device. Covers i830 through i915 integrated graphics.
- savage driver files, which should require minimal changes to work. Covers the
Savage3D, Savage IX/MX, Savage 4, ProSavage.
- Support for color and texture tiling and HyperZ features of Radeon.
Thanks to: scottl (much p4 handholding)
Jung-uk Kim (helpful prodding)
PR: [1] kern/76879, [2] kern/72548
Submitted by: [1] Alex, lesha at intercaf dot ru
[2] Shaun Jurrens, shaun at shamz dot net
2005-04-16 03:44:47 +00:00
|
|
|
/**
|
|
|
|
* \file drm_atomic.h
|
|
|
|
* Atomic operations used in the DRM which may or may not be provided by the OS.
|
|
|
|
*
|
|
|
|
* \author Eric Anholt <anholt@FreeBSD.org>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*-
|
|
|
|
* Copyright 2004 Eric Anholt
|
|
|
|
* All Rights Reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2005-11-28 23:13:57 +00:00
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
Update to DRM CVS as of 2005-04-12, bringing many changes:
- Split core DRM routines back into their own module, rather than using the
nasty templated system like before.
- Development-class R300 support in radeon driver (requires userland pieces, of
course).
- Mach64 driver (haven't tested in a while -- my mach64s no longer fit in the
testbox). Covers Rage Pros, Rage Mobility P/M, Rage XL, and some others.
- i915 driver files, which just need to get drm_drv.c fixed to allow attachment
to the drmsub device. Covers i830 through i915 integrated graphics.
- savage driver files, which should require minimal changes to work. Covers the
Savage3D, Savage IX/MX, Savage 4, ProSavage.
- Support for color and texture tiling and HyperZ features of Radeon.
Thanks to: scottl (much p4 handholding)
Jung-uk Kim (helpful prodding)
PR: [1] kern/76879, [2] kern/72548
Submitted by: [1] Alex, lesha at intercaf dot ru
[2] Shaun Jurrens, shaun at shamz dot net
2005-04-16 03:44:47 +00:00
|
|
|
/* Many of these implementations are rather fake, but good enough. */
|
|
|
|
|
|
|
|
typedef u_int32_t atomic_t;
|
|
|
|
|
|
|
|
#define atomic_set(p, v) (*(p) = (v))
|
|
|
|
#define atomic_read(p) (*(p))
|
|
|
|
#define atomic_inc(p) atomic_add_int(p, 1)
|
|
|
|
#define atomic_dec(p) atomic_subtract_int(p, 1)
|
|
|
|
#define atomic_add(n, p) atomic_add_int(p, n)
|
|
|
|
#define atomic_sub(n, p) atomic_subtract_int(p, n)
|
|
|
|
|
|
|
|
static __inline atomic_t
|
|
|
|
test_and_set_bit(int b, volatile void *p)
|
|
|
|
{
|
|
|
|
int s = splhigh();
|
|
|
|
unsigned int m = 1<<b;
|
|
|
|
unsigned int r = *(volatile int *)p & m;
|
|
|
|
*(volatile int *)p |= m;
|
|
|
|
splx(s);
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
clear_bit(int b, volatile void *p)
|
|
|
|
{
|
|
|
|
atomic_clear_int(((volatile int *)p) + (b >> 5), 1 << (b & 0x1f));
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
set_bit(int b, volatile void *p)
|
|
|
|
{
|
|
|
|
atomic_set_int(((volatile int *)p) + (b >> 5), 1 << (b & 0x1f));
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline int
|
|
|
|
test_bit(int b, volatile void *p)
|
|
|
|
{
|
|
|
|
return ((volatile int *)p)[b >> 5] & (1 << (b & 0x1f));
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline int
|
|
|
|
find_first_zero_bit(volatile void *p, int max)
|
|
|
|
{
|
|
|
|
int b;
|
|
|
|
volatile int *ptr = (volatile int *)p;
|
|
|
|
|
|
|
|
for (b = 0; b < max; b += 32) {
|
|
|
|
if (ptr[b >> 5] != ~0) {
|
|
|
|
for (;;) {
|
|
|
|
if ((ptr[b >> 5] & (1 << (b & 0x1f))) == 0)
|
|
|
|
return b;
|
|
|
|
b++;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return max;
|
|
|
|
}
|