d/freebsd-dev
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
c49713fde1
freebsd-dev/sys/dev/cy/cyreg.h

76 lines
3.2 KiB
C
Raw Normal View History

Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
/*-
* Copyright (c) 1995 Bruce Evans.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the author nor the names of contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
Untangled the Cyclades offsets a little. CY16_RESET and CY_CLEAR_INTR were half of their physical offsets for ISA and 1/4 of their physical offsets for PCI, while all other Cyclades offsets were physical/1 for ISA and physical/2 for PCI. Logically wrong macros were used to scale CY16_RESET and CY_CLEAR_INTR to the correct physical offsets. Fixed some style bugs (mostly long lines).
1998-11-23 13:58:55 +00:00
* $Id: cyreg.h,v 1.7 1998/08/13 19:03:22 bde Exp $
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
*/
/*
* Definitions for Cyclades Cyclom-Y serial boards.
*/
Untangled the Cyclades offsets a little. CY16_RESET and CY_CLEAR_INTR were half of their physical offsets for ISA and 1/4 of their physical offsets for PCI, while all other Cyclades offsets were physical/1 for ISA and physical/2 for PCI. Logically wrong macros were used to scale CY16_RESET and CY_CLEAR_INTR to the correct physical offsets. Fixed some style bugs (mostly long lines).
1998-11-23 13:58:55 +00:00
/*
* Cyclades register offsets. These are physical offsets for ISA boards
* and physical offsets divided by 2 for PCI boards.
*/
#define CY8_SVCACKR 0x100 /* (r) */
#define CY8_SVCACKT 0x200 /* (r) */
#define CY8_SVCACKM 0x300 /* (r) */
#define CY16_RESET 0x1400 /* (r) */
#define CY_CLEAR_INTR 0x1800 /* intr ack address (w) */
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
Implemented a more sophisticated mechanism for finding the chip iobase so that 32Y boards will work. Fixed bogus indenting and added a pair of parens.
1996-10-04 10:33:13 +00:00
#define CY_MAX_CD1400s 8 /* for Cyclom-32Y */
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
Cleaned up previous commit, mainly by moving repetitive calculations of invariants to cyattach(). Fixed minor bugs: - cyparam() returned without restoring the ipl in the error cases. This was harmless because cyparam() is always called at spltty(). - one check for "rev. J or higher" actually checked for precisely rev. J.
1998-08-13 19:03:22 +00:00
#define CY_CLOCK(version) ((version) >= 0x48 ? 60000000 : 25000000)
#define CY_RTS_DTR_SWAPPED(version) ((version) >= 0x48)
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
Untangled the Cyclades offsets a little. CY16_RESET and CY_CLEAR_INTR were half of their physical offsets for ISA and 1/4 of their physical offsets for PCI, while all other Cyclades offsets were physical/1 for ISA and physical/2 for PCI. Logically wrong macros were used to scale CY16_RESET and CY_CLEAR_INTR to the correct physical offsets. Fixed some style bugs (mostly long lines).
1998-11-23 13:58:55 +00:00
/*
* The `cd' macros are for access to cd1400 registers. The `cy' macros
* are for access to Cyclades registers. Both sets of macros scale the
* register number to get an offset, but the scales are different for
* mostly historical reasons.
*/
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
#ifdef CyDebug
Untangled the Cyclades offsets a little. CY16_RESET and CY_CLEAR_INTR were half of their physical offsets for ISA and 1/4 of their physical offsets for PCI, while all other Cyclades offsets were physical/1 for ISA and physical/2 for PCI. Logically wrong macros were used to scale CY16_RESET and CY_CLEAR_INTR to the correct physical offsets. Fixed some style bugs (mostly long lines).
1998-11-23 13:58:55 +00:00
#define cd_inb(iobase, reg, cy_align) \
(++cd_inbs, *((iobase) + (2 * (reg) << (cy_align))))
#define cy_inb(iobase, reg, cy_align) \
(++cy_inbs, *((iobase) + ((reg) << (cy_align))))
#define cd_outb(iobase, reg, cy_align, val) \
(++cd_outbs, (void)(*((iobase) + (2 * (reg) << (cy_align))) = (val)))
#define cy_outb(iobase, reg, cy_align, val) \
(++cy_outbs, (void)(*((iobase) + ((reg) << (cy_align))) = (val)))
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
#else
Untangled the Cyclades offsets a little. CY16_RESET and CY_CLEAR_INTR were half of their physical offsets for ISA and 1/4 of their physical offsets for PCI, while all other Cyclades offsets were physical/1 for ISA and physical/2 for PCI. Logically wrong macros were used to scale CY16_RESET and CY_CLEAR_INTR to the correct physical offsets. Fixed some style bugs (mostly long lines).
1998-11-23 13:58:55 +00:00
#define cd_inb(iobase, reg, cy_align) \
(*((iobase) + (2 * (reg) << (cy_align))))
#define cy_inb(iobase, reg, cy_align) \
(*((iobase) + ((reg) << (cy_align))))
#define cd_outb(iobase, reg, cy_align, val) \
((void)(*((iobase) + (2 * (reg) << (cy_align))) = (val)))
#define cy_outb(iobase, reg, cy_align, val) \
((void)(*((iobase) + ((reg) << (cy_align))) = (val)))
Rewrite: - use pseudo-dma - provide the same features and interface as sio - support multiple boards - fix bugs. Some compile-time configuration constants are set to support higher speeds and Cyclom-16Y's at a 30% relative cost in efficiency. Cyclom-16Y support is untested.
1995-07-05 12:15:52 +00:00
#endif
Reference in New Issue Copy Permalink