1997-08-16 14:05:38 +00:00
|
|
|
/*-
|
1998-08-03 19:14:33 +00:00
|
|
|
* Copyright (c) 1997, 1998 Nicolas Souchu
|
1997-08-16 14:05:38 +00:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*
|
1999-08-28 01:08:13 +00:00
|
|
|
* $FreeBSD$
|
1997-08-16 14:05:38 +00:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/kernel.h>
|
1999-01-10 12:04:56 +00:00
|
|
|
#include <machine/clock.h>
|
1997-08-16 14:05:38 +00:00
|
|
|
|
|
|
|
#include <dev/ppbus/ppbconf.h>
|
|
|
|
|
|
|
|
/*
|
|
|
|
* ppb_intr()
|
|
|
|
*
|
|
|
|
* Function called by ppcintr() when an intr occurs.
|
|
|
|
*/
|
|
|
|
void
|
|
|
|
ppb_intr(struct ppb_link *pl)
|
|
|
|
{
|
|
|
|
struct ppb_data *ppb = pl->ppbus;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Call chipset dependent code.
|
|
|
|
* Should be filled at chipset initialisation if needed.
|
|
|
|
*/
|
|
|
|
if (pl->adapter->intr_handler)
|
|
|
|
(*pl->adapter->intr_handler)(pl->adapter_unit);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Call upper handler iff the bus is owned by a device and
|
|
|
|
* this device has specified an interrupt handler.
|
|
|
|
*/
|
|
|
|
if (ppb->ppb_owner && ppb->ppb_owner->intr)
|
|
|
|
(*ppb->ppb_owner->intr)(ppb->ppb_owner->id_unit);
|
1999-08-08 22:25:21 +00:00
|
|
|
if (ppb->ppb_owner && ppb->ppb_owner->bintr)
|
|
|
|
(*ppb->ppb_owner->bintr)(ppb->ppb_owner);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* ppb_poll_device()
|
|
|
|
*
|
|
|
|
* Polls the device
|
|
|
|
*
|
|
|
|
* max is a delay in 10-milliseconds
|
|
|
|
*/
|
|
|
|
int
|
|
|
|
ppb_poll_device(struct ppb_device *dev, int max,
|
|
|
|
char mask, char status, int how)
|
|
|
|
{
|
1999-01-10 12:04:56 +00:00
|
|
|
int i, j, error;
|
|
|
|
char r;
|
|
|
|
|
|
|
|
/* try at least up to 10ms */
|
|
|
|
for (j = 0; j < ((how & PPB_POLL) ? max : 1); j++) {
|
|
|
|
for (i = 0; i < 10000; i++) {
|
|
|
|
r = ppb_rstr(dev);
|
|
|
|
DELAY(1);
|
|
|
|
if ((r & mask) == status)
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
}
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1999-01-10 12:04:56 +00:00
|
|
|
if (!(how & PPB_POLL)) {
|
|
|
|
for (i = 0; max == PPB_FOREVER || i < max-1; i++) {
|
1997-08-16 14:05:38 +00:00
|
|
|
if ((ppb_rstr(dev) & mask) == status)
|
|
|
|
return (0);
|
|
|
|
|
|
|
|
switch (how) {
|
|
|
|
case PPB_NOINTR:
|
|
|
|
/* wait 10 ms */
|
1999-01-10 12:04:56 +00:00
|
|
|
tsleep((caddr_t)dev, PPBPRI, "ppbpoll", hz/100);
|
1997-08-16 14:05:38 +00:00
|
|
|
break;
|
|
|
|
|
|
|
|
case PPB_INTR:
|
|
|
|
default:
|
|
|
|
/* wait 10 ms */
|
1999-01-27 20:09:21 +00:00
|
|
|
if (((error = tsleep((caddr_t)dev, PPBPRI | PCATCH,
|
|
|
|
"ppbpoll", hz/100)) != EWOULDBLOCK) != 0) {
|
1997-08-16 14:05:38 +00:00
|
|
|
return (error);
|
1999-01-27 20:09:21 +00:00
|
|
|
}
|
1997-08-16 14:05:38 +00:00
|
|
|
break;
|
|
|
|
}
|
1999-01-10 12:04:56 +00:00
|
|
|
}
|
1997-08-16 14:05:38 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return (EWOULDBLOCK);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
1998-08-03 19:14:33 +00:00
|
|
|
* ppb_set_mode()
|
1997-08-16 14:05:38 +00:00
|
|
|
*
|
1998-08-03 19:14:33 +00:00
|
|
|
* Set the operating mode of the chipset
|
1997-08-16 14:05:38 +00:00
|
|
|
*/
|
|
|
|
int
|
1998-08-03 19:14:33 +00:00
|
|
|
ppb_set_mode(struct ppb_device *dev, int mode)
|
1997-08-16 14:05:38 +00:00
|
|
|
{
|
|
|
|
struct ppb_data *ppb = dev->ppb;
|
1998-08-03 19:14:33 +00:00
|
|
|
int old_mode = ppb_get_mode(dev);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1999-01-10 12:04:56 +00:00
|
|
|
if ((*ppb->ppb_link->adapter->setmode)(
|
|
|
|
ppb->ppb_link->adapter_unit, mode))
|
1998-08-03 19:14:33 +00:00
|
|
|
return (-1);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1998-08-03 19:14:33 +00:00
|
|
|
/* XXX yet device mode = ppbus mode = chipset mode */
|
1999-01-10 12:04:56 +00:00
|
|
|
dev->mode = ppb->mode = (mode & PPB_MASK);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1998-08-03 19:14:33 +00:00
|
|
|
return (old_mode);
|
1997-08-16 14:05:38 +00:00
|
|
|
}
|
|
|
|
|
1999-01-10 12:04:56 +00:00
|
|
|
/*
|
|
|
|
* ppb_write()
|
|
|
|
*
|
|
|
|
* Write charaters to the port
|
|
|
|
*/
|
|
|
|
int
|
|
|
|
ppb_write(struct ppb_device *dev, char *buf, int len, int how)
|
|
|
|
{
|
|
|
|
struct ppb_data *ppb = dev->ppb;
|
|
|
|
|
|
|
|
return (ppb->ppb_link->adapter->write(ppb->ppb_link->adapter_unit,
|
|
|
|
buf, len, how));
|
|
|
|
}
|
|
|
|
|
1997-08-16 14:05:38 +00:00
|
|
|
/*
|
1998-08-03 19:14:33 +00:00
|
|
|
* ppb_reset_epp_timeout()
|
1997-08-16 14:05:38 +00:00
|
|
|
*
|
1998-08-03 19:14:33 +00:00
|
|
|
* Reset the EPP timeout bit in the status register
|
1997-08-16 14:05:38 +00:00
|
|
|
*/
|
|
|
|
int
|
1998-08-03 19:14:33 +00:00
|
|
|
ppb_reset_epp_timeout(struct ppb_device *dev)
|
1997-08-16 14:05:38 +00:00
|
|
|
{
|
|
|
|
struct ppb_data *ppb = dev->ppb;
|
|
|
|
|
|
|
|
if (ppb->ppb_owner != dev)
|
|
|
|
return (EACCES);
|
|
|
|
|
1999-01-10 12:04:56 +00:00
|
|
|
(*ppb->ppb_link->adapter->reset_epp_timeout)(ppb->ppb_link->adapter_unit);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
1998-08-03 19:14:33 +00:00
|
|
|
* ppb_ecp_sync()
|
1997-08-16 14:05:38 +00:00
|
|
|
*
|
1998-08-03 19:14:33 +00:00
|
|
|
* Wait for the ECP FIFO to be empty
|
1997-08-16 14:05:38 +00:00
|
|
|
*/
|
|
|
|
int
|
1998-08-03 19:14:33 +00:00
|
|
|
ppb_ecp_sync(struct ppb_device *dev)
|
1997-08-16 14:05:38 +00:00
|
|
|
{
|
1998-08-03 19:14:33 +00:00
|
|
|
struct ppb_data *ppb = dev->ppb;
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1998-08-03 19:14:33 +00:00
|
|
|
if (ppb->ppb_owner != dev)
|
|
|
|
return (EACCES);
|
1997-08-16 14:05:38 +00:00
|
|
|
|
1999-01-10 12:04:56 +00:00
|
|
|
(*ppb->ppb_link->adapter->ecp_sync)(ppb->ppb_link->adapter_unit);
|
1998-08-03 19:14:33 +00:00
|
|
|
|
|
|
|
return (0);
|
1997-08-16 14:05:38 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* ppb_get_status()
|
|
|
|
*
|
1998-08-03 19:14:33 +00:00
|
|
|
* Read the status register and update the status info
|
1997-08-16 14:05:38 +00:00
|
|
|
*/
|
|
|
|
int
|
|
|
|
ppb_get_status(struct ppb_device *dev, struct ppb_status *status)
|
|
|
|
{
|
|
|
|
struct ppb_data *ppb = dev->ppb;
|
|
|
|
register char r;
|
|
|
|
|
|
|
|
if (ppb->ppb_owner != dev)
|
|
|
|
return (EACCES);
|
|
|
|
|
|
|
|
r = status->status = ppb_rstr(dev);
|
|
|
|
|
|
|
|
status->timeout = r & TIMEOUT;
|
|
|
|
status->error = !(r & nFAULT);
|
|
|
|
status->select = r & SELECT;
|
1998-09-13 18:26:26 +00:00
|
|
|
status->paper_end = r & PERROR;
|
1997-08-16 14:05:38 +00:00
|
|
|
status->ack = !(r & nACK);
|
|
|
|
status->busy = !(r & nBUSY);
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|