2015-10-18 21:39:15 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2015 Cavium Inc.
|
|
|
|
|
* All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
|
* are met:
|
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
|
*
|
|
|
|
|
* $FreeBSD$
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef NIC_REG_H
|
|
|
|
|
#define NIC_REG_H
|
|
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_PF_REG_COUNT 29573
|
|
|
|
|
#define NIC_VF_REG_COUNT 249
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* Physical function register offsets */
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_PF_CFG (0x0000)
|
|
|
|
|
#define NIC_PF_STATUS (0x0010)
|
|
|
|
|
#define NIC_PF_INTR_TIMER_CFG (0x0030)
|
|
|
|
|
#define NIC_PF_BIST_STATUS (0x0040)
|
|
|
|
|
#define NIC_PF_SOFT_RESET (0x0050)
|
|
|
|
|
#define NIC_PF_TCP_TIMER (0x0060)
|
|
|
|
|
#define NIC_PF_BP_CFG (0x0080)
|
|
|
|
|
#define NIC_PF_RRM_CFG (0x0088)
|
|
|
|
|
#define NIC_PF_CQM_CF (0x00A0)
|
|
|
|
|
#define NIC_PF_CNM_CF (0x00A8)
|
|
|
|
|
#define NIC_PF_CNM_STATUS (0x00B0)
|
|
|
|
|
#define NIC_PF_CQ_AVG_CFG (0x00C0)
|
|
|
|
|
#define NIC_PF_RRM_AVG_CFG (0x00C8)
|
|
|
|
|
#define NIC_PF_INTF_0_1_SEND_CFG (0x0200)
|
|
|
|
|
#define NIC_PF_INTF_0_1_BP_CFG (0x0208)
|
|
|
|
|
#define NIC_PF_INTF_0_1_BP_DIS_0_1 (0x0210)
|
|
|
|
|
#define NIC_PF_INTF_0_1_BP_SW_0_1 (0x0220)
|
|
|
|
|
#define NIC_PF_RBDR_BP_STATE_0_3 (0x0240)
|
|
|
|
|
#define NIC_PF_MAILBOX_INT (0x0410)
|
|
|
|
|
#define NIC_PF_MAILBOX_INT_W1S (0x0430)
|
|
|
|
|
#define NIC_PF_MAILBOX_ENA_W1C (0x0450)
|
|
|
|
|
#define NIC_PF_MAILBOX_ENA_W1S (0x0470)
|
|
|
|
|
#define NIC_PF_RX_ETYPE_0_7 (0x0500)
|
|
|
|
|
#define NIC_PF_PKIND_0_15_CFG (0x0600)
|
|
|
|
|
#define NIC_PF_ECC0_FLIP0 (0x1000)
|
|
|
|
|
#define NIC_PF_ECC1_FLIP0 (0x1008)
|
|
|
|
|
#define NIC_PF_ECC2_FLIP0 (0x1010)
|
|
|
|
|
#define NIC_PF_ECC3_FLIP0 (0x1018)
|
|
|
|
|
#define NIC_PF_ECC0_FLIP1 (0x1080)
|
|
|
|
|
#define NIC_PF_ECC1_FLIP1 (0x1088)
|
|
|
|
|
#define NIC_PF_ECC2_FLIP1 (0x1090)
|
|
|
|
|
#define NIC_PF_ECC3_FLIP1 (0x1098)
|
|
|
|
|
#define NIC_PF_ECC0_CDIS (0x1100)
|
|
|
|
|
#define NIC_PF_ECC1_CDIS (0x1108)
|
|
|
|
|
#define NIC_PF_ECC2_CDIS (0x1110)
|
|
|
|
|
#define NIC_PF_ECC3_CDIS (0x1118)
|
|
|
|
|
#define NIC_PF_BIST0_STATUS (0x1280)
|
|
|
|
|
#define NIC_PF_BIST1_STATUS (0x1288)
|
|
|
|
|
#define NIC_PF_BIST2_STATUS (0x1290)
|
|
|
|
|
#define NIC_PF_BIST3_STATUS (0x1298)
|
|
|
|
|
#define NIC_PF_ECC0_SBE_INT (0x2000)
|
|
|
|
|
#define NIC_PF_ECC0_SBE_INT_W1S (0x2008)
|
|
|
|
|
#define NIC_PF_ECC0_SBE_ENA_W1C (0x2010)
|
|
|
|
|
#define NIC_PF_ECC0_SBE_ENA_W1S (0x2018)
|
|
|
|
|
#define NIC_PF_ECC0_DBE_INT (0x2100)
|
|
|
|
|
#define NIC_PF_ECC0_DBE_INT_W1S (0x2108)
|
|
|
|
|
#define NIC_PF_ECC0_DBE_ENA_W1C (0x2110)
|
|
|
|
|
#define NIC_PF_ECC0_DBE_ENA_W1S (0x2118)
|
|
|
|
|
#define NIC_PF_ECC1_SBE_INT (0x2200)
|
|
|
|
|
#define NIC_PF_ECC1_SBE_INT_W1S (0x2208)
|
|
|
|
|
#define NIC_PF_ECC1_SBE_ENA_W1C (0x2210)
|
|
|
|
|
#define NIC_PF_ECC1_SBE_ENA_W1S (0x2218)
|
|
|
|
|
#define NIC_PF_ECC1_DBE_INT (0x2300)
|
|
|
|
|
#define NIC_PF_ECC1_DBE_INT_W1S (0x2308)
|
|
|
|
|
#define NIC_PF_ECC1_DBE_ENA_W1C (0x2310)
|
|
|
|
|
#define NIC_PF_ECC1_DBE_ENA_W1S (0x2318)
|
|
|
|
|
#define NIC_PF_ECC2_SBE_INT (0x2400)
|
|
|
|
|
#define NIC_PF_ECC2_SBE_INT_W1S (0x2408)
|
|
|
|
|
#define NIC_PF_ECC2_SBE_ENA_W1C (0x2410)
|
|
|
|
|
#define NIC_PF_ECC2_SBE_ENA_W1S (0x2418)
|
|
|
|
|
#define NIC_PF_ECC2_DBE_INT (0x2500)
|
|
|
|
|
#define NIC_PF_ECC2_DBE_INT_W1S (0x2508)
|
|
|
|
|
#define NIC_PF_ECC2_DBE_ENA_W1C (0x2510)
|
|
|
|
|
#define NIC_PF_ECC2_DBE_ENA_W1S (0x2518)
|
|
|
|
|
#define NIC_PF_ECC3_SBE_INT (0x2600)
|
|
|
|
|
#define NIC_PF_ECC3_SBE_INT_W1S (0x2608)
|
|
|
|
|
#define NIC_PF_ECC3_SBE_ENA_W1C (0x2610)
|
|
|
|
|
#define NIC_PF_ECC3_SBE_ENA_W1S (0x2618)
|
|
|
|
|
#define NIC_PF_ECC3_DBE_INT (0x2700)
|
|
|
|
|
#define NIC_PF_ECC3_DBE_INT_W1S (0x2708)
|
|
|
|
|
#define NIC_PF_ECC3_DBE_ENA_W1C (0x2710)
|
|
|
|
|
#define NIC_PF_ECC3_DBE_ENA_W1S (0x2718)
|
|
|
|
|
#define NIC_PF_CPI_0_2047_CFG (0x200000)
|
2016-02-25 14:26:13 +00:00
|
|
|
#define NIC_PF_MPI_0_2047_CFG (0x210000)
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_PF_RSSI_0_4097_RQ (0x220000)
|
|
|
|
|
#define NIC_PF_LMAC_0_7_CFG (0x240000)
|
|
|
|
|
#define NIC_PF_LMAC_0_7_SW_XOFF (0x242000)
|
|
|
|
|
#define NIC_PF_LMAC_0_7_CREDIT (0x244000)
|
|
|
|
|
#define NIC_PF_CHAN_0_255_TX_CFG (0x400000)
|
|
|
|
|
#define NIC_PF_CHAN_0_255_RX_CFG (0x420000)
|
|
|
|
|
#define NIC_PF_CHAN_0_255_SW_XOFF (0x440000)
|
|
|
|
|
#define NIC_PF_CHAN_0_255_CREDIT (0x460000)
|
|
|
|
|
#define NIC_PF_CHAN_0_255_RX_BP_CFG (0x480000)
|
|
|
|
|
#define NIC_PF_SW_SYNC_RX (0x490000)
|
|
|
|
|
#define NIC_PF_SW_SYNC_RX_DONE (0x490008)
|
|
|
|
|
#define NIC_PF_TL2_0_63_CFG (0x500000)
|
|
|
|
|
#define NIC_PF_TL2_0_63_PRI (0x520000)
|
|
|
|
|
#define NIC_PF_TL2_0_63_SH_STATUS (0x580000)
|
|
|
|
|
#define NIC_PF_TL3A_0_63_CFG (0x5F0000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_CFG (0x600000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_CHAN (0x620000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_PIR (0x640000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_SW_XOFF (0x660000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_CNM_RATE (0x680000)
|
|
|
|
|
#define NIC_PF_TL3_0_255_SH_STATUS (0x6A0000)
|
|
|
|
|
#define NIC_PF_TL4A_0_255_CFG (0x6F0000)
|
|
|
|
|
#define NIC_PF_TL4_0_1023_CFG (0x800000)
|
|
|
|
|
#define NIC_PF_TL4_0_1023_SW_XOFF (0x820000)
|
|
|
|
|
#define NIC_PF_TL4_0_1023_SH_STATUS (0x840000)
|
|
|
|
|
#define NIC_PF_TL4A_0_1023_CNM_RATE (0x880000)
|
|
|
|
|
#define NIC_PF_TL4A_0_1023_CNM_STATUS (0x8A0000)
|
|
|
|
|
#define NIC_PF_VF_0_127_MAILBOX_0_1 (0x20002030)
|
|
|
|
|
#define NIC_PF_VNIC_0_127_TX_STAT_0_4 (0x20004000)
|
|
|
|
|
#define NIC_PF_VNIC_0_127_RX_STAT_0_13 (0x20004100)
|
|
|
|
|
#define NIC_PF_QSET_0_127_LOCK_0_15 (0x20006000)
|
|
|
|
|
#define NIC_PF_QSET_0_127_CFG (0x20010000)
|
|
|
|
|
#define NIC_PF_QSET_0_127_RQ_0_7_CFG (0x20010400)
|
|
|
|
|
#define NIC_PF_QSET_0_127_RQ_0_7_DROP_CFG (0x20010420)
|
|
|
|
|
#define NIC_PF_QSET_0_127_RQ_0_7_BP_CFG (0x20010500)
|
|
|
|
|
#define NIC_PF_QSET_0_127_RQ_0_7_STAT_0_1 (0x20010600)
|
|
|
|
|
#define NIC_PF_QSET_0_127_SQ_0_7_CFG (0x20010C00)
|
|
|
|
|
#define NIC_PF_QSET_0_127_SQ_0_7_CFG2 (0x20010C08)
|
|
|
|
|
#define NIC_PF_QSET_0_127_SQ_0_7_STAT_0_1 (0x20010D00)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_PF_MSIX_VEC_0_18_ADDR (0x000000)
|
|
|
|
|
#define NIC_PF_MSIX_VEC_0_CTL (0x000008)
|
|
|
|
|
#define NIC_PF_MSIX_PBA_0 (0x0F0000)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* Virtual function register offsets */
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_VNIC_CFG (0x000020)
|
|
|
|
|
#define NIC_VF_PF_MAILBOX_0_1 (0x000130)
|
|
|
|
|
#define NIC_VF_INT (0x000200)
|
|
|
|
|
#define NIC_VF_INT_W1S (0x000220)
|
|
|
|
|
#define NIC_VF_ENA_W1C (0x000240)
|
|
|
|
|
#define NIC_VF_ENA_W1S (0x000260)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_VNIC_RSS_CFG (0x0020E0)
|
|
|
|
|
#define NIC_VNIC_RSS_KEY_0_4 (0x002200)
|
|
|
|
|
#define NIC_VNIC_TX_STAT_0_4 (0x004000)
|
|
|
|
|
#define NIC_VNIC_RX_STAT_0_13 (0x004100)
|
|
|
|
|
#define NIC_QSET_RQ_GEN_CFG (0x010010)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_QSET_CQ_0_7_CFG (0x010400)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_CFG2 (0x010408)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_THRESH (0x010410)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_BASE (0x010420)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_HEAD (0x010428)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_TAIL (0x010430)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_DOOR (0x010438)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_STATUS (0x010440)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_STATUS2 (0x010448)
|
|
|
|
|
#define NIC_QSET_CQ_0_7_DEBUG (0x010450)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_QSET_RQ_0_7_CFG (0x010600)
|
|
|
|
|
#define NIC_QSET_RQ_0_7_STAT_0_1 (0x010700)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_QSET_SQ_0_7_CFG (0x010800)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_THRESH (0x010810)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_BASE (0x010820)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_HEAD (0x010828)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_TAIL (0x010830)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_DOOR (0x010838)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_STATUS (0x010840)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_DEBUG (0x010848)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_CNM_CHG (0x010860)
|
|
|
|
|
#define NIC_QSET_SQ_0_7_STAT_0_1 (0x010900)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_QSET_RBDR_0_1_CFG (0x010C00)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_THRESH (0x010C10)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_BASE (0x010C20)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_HEAD (0x010C28)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_TAIL (0x010C30)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_DOOR (0x010C38)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_STATUS0 (0x010C40)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_STATUS1 (0x010C48)
|
|
|
|
|
#define NIC_QSET_RBDR_0_1_PREFETCH_STATUS (0x010C50)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_VF_MSIX_VECTOR_0_19_ADDR (0x000000)
|
|
|
|
|
#define NIC_VF_MSIX_VECTOR_0_19_CTL (0x000008)
|
|
|
|
|
#define NIC_VF_MSIX_PBA (0x0F0000)
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* Offsets within registers */
|
2015-10-18 22:02:58 +00:00
|
|
|
#define NIC_MSIX_VEC_SHIFT 4
|
|
|
|
|
#define NIC_Q_NUM_SHIFT 18
|
|
|
|
|
#define NIC_QS_ID_SHIFT 21
|
|
|
|
|
#define NIC_VF_NUM_SHIFT 21
|
2015-10-18 21:39:15 +00:00
|
|
|
|
|
|
|
|
/* Port kind configuration register */
|
|
|
|
|
struct pkind_cfg {
|
2015-10-18 22:02:58 +00:00
|
|
|
uint64_t minlen:16;
|
|
|
|
|
uint64_t maxlen:16;
|
|
|
|
|
uint64_t reserved_32_32:1;
|
|
|
|
|
uint64_t lenerr_en:1;
|
|
|
|
|
uint64_t rx_hdr:3;
|
|
|
|
|
uint64_t hdr_sl:5;
|
|
|
|
|
uint64_t reserved_42_63:22;
|
2015-10-18 21:39:15 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#endif /* NIC_REG_H */
|
