1997-04-26 11:46:25 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 1996, by Steve Passe
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. The name of the developer may NOT be used to endorse or promote products
|
|
|
|
* derived from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*
|
1999-08-28 01:08:13 +00:00
|
|
|
* $FreeBSD$
|
1997-04-26 11:46:25 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _MACHINE_SMPTESTS_H_
|
|
|
|
#define _MACHINE_SMPTESTS_H_
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
1997-07-26 01:47:26 +00:00
|
|
|
* Various 'tests in progress' and configuration parameters.
|
1997-04-26 11:46:25 +00:00
|
|
|
*/
|
|
|
|
|
1997-05-26 09:23:30 +00:00
|
|
|
/*
|
1997-07-18 21:27:53 +00:00
|
|
|
* Send CPUSTOP IPI for stop/restart of other CPUs on DDB break.
|
2000-09-07 01:33:02 +00:00
|
|
|
#define VERBOSE_CPUSTOP_ON_DDBBREAK
|
2001-04-10 21:34:13 +00:00
|
|
|
*/
|
1997-07-18 21:27:53 +00:00
|
|
|
#define CPUSTOP_ON_DDBBREAK
|
1997-07-15 02:47:54 +00:00
|
|
|
|
1997-07-13 01:15:30 +00:00
|
|
|
/*
|
1997-08-21 05:08:25 +00:00
|
|
|
* Misc. counters.
|
1997-07-13 01:15:30 +00:00
|
|
|
*
|
|
|
|
#define COUNT_XINVLTLB_HITS
|
|
|
|
*/
|
|
|
|
|
1997-07-26 01:47:26 +00:00
|
|
|
/*
|
|
|
|
* Address of POST hardware port.
|
|
|
|
* Defining this enables POSTCODE macros.
|
|
|
|
*
|
|
|
|
#define POST_ADDR 0x80
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
1997-07-15 03:28:53 +00:00
|
|
|
/*
|
|
|
|
* POST hardware macros.
|
|
|
|
*/
|
|
|
|
#ifdef POST_ADDR
|
|
|
|
#define ASMPOSTCODE_INC \
|
|
|
|
pushl %eax ; \
|
|
|
|
movl _current_postcode, %eax ; \
|
|
|
|
incl %eax ; \
|
|
|
|
andl $0xff, %eax ; \
|
|
|
|
movl %eax, _current_postcode ; \
|
|
|
|
outb %al, $POST_ADDR ; \
|
|
|
|
popl %eax
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Overwrite the current_postcode value.
|
|
|
|
*/
|
|
|
|
#define ASMPOSTCODE(X) \
|
|
|
|
pushl %eax ; \
|
|
|
|
movl $X, %eax ; \
|
|
|
|
movl %eax, _current_postcode ; \
|
|
|
|
outb %al, $POST_ADDR ; \
|
|
|
|
popl %eax
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Overwrite the current_postcode low nibble.
|
|
|
|
*/
|
|
|
|
#define ASMPOSTCODE_LO(X) \
|
|
|
|
pushl %eax ; \
|
|
|
|
movl _current_postcode, %eax ; \
|
|
|
|
andl $0xf0, %eax ; \
|
|
|
|
orl $X, %eax ; \
|
|
|
|
movl %eax, _current_postcode ; \
|
|
|
|
outb %al, $POST_ADDR ; \
|
|
|
|
popl %eax
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Overwrite the current_postcode high nibble.
|
|
|
|
*/
|
|
|
|
#define ASMPOSTCODE_HI(X) \
|
|
|
|
pushl %eax ; \
|
|
|
|
movl _current_postcode, %eax ; \
|
|
|
|
andl $0x0f, %eax ; \
|
|
|
|
orl $(X<<4), %eax ; \
|
|
|
|
movl %eax, _current_postcode ; \
|
|
|
|
outb %al, $POST_ADDR ; \
|
|
|
|
popl %eax
|
|
|
|
#else
|
|
|
|
#define ASMPOSTCODE_INC
|
|
|
|
#define ASMPOSTCODE(X)
|
|
|
|
#define ASMPOSTCODE_LO(X)
|
|
|
|
#define ASMPOSTCODE_HI(X)
|
|
|
|
#endif /* POST_ADDR */
|
|
|
|
|
|
|
|
|
1997-04-26 11:46:25 +00:00
|
|
|
#endif /* _MACHINE_SMPTESTS_H_ */
|