1998-11-26 23:13:13 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 1998 The NetBSD Foundation, Inc.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
1999-01-06 12:31:28 +00:00
|
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
|
|
* by Lennart Augustsson (augustss@carlstedt.se) at
|
|
|
|
* Carlstedt Research & Technology.
|
1998-11-26 23:13:13 +00:00
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by the NetBSD
|
|
|
|
* Foundation, Inc. and its contributors.
|
|
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived
|
|
|
|
* from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
1999-08-23 21:00:08 +00:00
|
|
|
*
|
|
|
|
* $FreeBSD$
|
1998-11-26 23:13:13 +00:00
|
|
|
*/
|
|
|
|
|
1999-05-01 23:30:09 +00:00
|
|
|
/* Universal Host Controller Interface
|
|
|
|
*
|
|
|
|
* UHCI spec: http://www.intel.com/
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* The low level controller code for UHCI has been split into
|
|
|
|
* PCI probes and UHCI specific code. This was done to facilitate the
|
|
|
|
* sharing of code between *BSD's
|
|
|
|
*/
|
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
#include "opt_bus.h"
|
|
|
|
|
1998-11-26 23:13:13 +00:00
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/kernel.h>
|
|
|
|
#include <sys/module.h>
|
|
|
|
#include <sys/bus.h>
|
|
|
|
#include <sys/queue.h>
|
1999-05-01 23:30:09 +00:00
|
|
|
#if defined(__FreeBSD__)
|
1999-08-23 21:00:08 +00:00
|
|
|
#include <sys/bus.h>
|
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
#include <machine/bus.h>
|
|
|
|
#include <machine/resource.h>
|
1999-08-23 21:00:08 +00:00
|
|
|
#include <sys/rman.h>
|
|
|
|
#endif
|
1998-11-26 23:13:13 +00:00
|
|
|
|
|
|
|
#include <pci/pcivar.h>
|
|
|
|
#include <pci/pcireg.h>
|
|
|
|
|
|
|
|
#include <dev/usb/usb.h>
|
|
|
|
#include <dev/usb/usbdi.h>
|
|
|
|
#include <dev/usb/usbdivar.h>
|
|
|
|
#include <dev/usb/usb_mem.h>
|
|
|
|
|
|
|
|
#include <dev/usb/uhcireg.h>
|
|
|
|
#include <dev/usb/uhcivar.h>
|
|
|
|
|
1999-01-06 19:55:49 +00:00
|
|
|
#define PCI_UHCI_VENDORID_INTEL 0x8086
|
|
|
|
#define PCI_UHCI_VENDORID_VIA 0x1106
|
|
|
|
|
1999-06-13 20:46:10 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_PIIX3 0x70208086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_piix3 = "Intel 82371SB (PIIX3) USB controller";
|
|
|
|
|
1999-06-13 20:46:10 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_PIIX4 0x71128086
|
2002-02-17 12:29:39 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_PIIX4E 0x71128086 /* no separate stepping */
|
|
|
|
static const char *uhci_device_piix4 = "Intel 82371AB/EB (PIIX4) USB controller";
|
|
|
|
|
2000-02-07 12:50:33 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH 0x24128086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich = "Intel 82801AA (ICH) USB controller";
|
|
|
|
|
2000-02-07 12:50:33 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH0 0x24228086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich0 = "Intel 82801AB (ICH0) USB controller";
|
|
|
|
|
2001-05-21 01:24:14 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH2_A 0x24428086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich2_a = "Intel 82801BA/BAM (ICH2) USB controller USB-A";
|
|
|
|
|
2001-05-21 01:24:14 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH2_B 0x24448086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich2_b = "Intel 82801BA/BAM (ICH2) USB controller USB-B";
|
|
|
|
|
2001-11-03 05:03:00 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH3_A 0x24828086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich3_a = "Intel 82801CA/CAM (ICH3) USB controller USB-A";
|
|
|
|
|
2001-11-03 05:03:00 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH3_B 0x24848086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_ich3_b = "Intel 82801CA/CAM (ICH3) USB controller USB-B";
|
|
|
|
|
2002-07-19 22:17:02 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_ICH4_A 0x24c28086
|
|
|
|
static const char *uhci_device_ich4_a = "Intel 82801DB (ICH4) USB controller USB-A";
|
|
|
|
|
|
|
|
#define PCI_UHCI_DEVICEID_ICH4_B 0x24c48086
|
|
|
|
static const char *uhci_device_ich4_b = "Intel 82801DB (ICH4) USB controller USB-B";
|
|
|
|
|
|
|
|
#define PCI_UHCI_DEVICEID_ICH4_C 0x24c78086
|
|
|
|
static const char *uhci_device_ich4_c = "Intel 82801DB (ICH4) USB controller USB-C";
|
|
|
|
|
2000-05-24 02:24:38 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_440MX 0x719a8086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_440mx = "Intel 82443MX USB controller";
|
|
|
|
|
2001-11-03 05:03:00 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_460GX 0x76028086
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_460gx = "Intel 82372FB/82468GX USB controller";
|
|
|
|
|
1999-06-13 20:46:10 +00:00
|
|
|
#define PCI_UHCI_DEVICEID_VT83C572 0x30381106
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_vt83c572 = "VIA 83C572 USB controller";
|
1999-06-13 20:46:10 +00:00
|
|
|
|
2002-02-17 12:29:39 +00:00
|
|
|
static const char *uhci_device_generic = "UHCI (generic) USB controller";
|
1998-11-26 23:13:13 +00:00
|
|
|
|
|
|
|
#define PCI_UHCI_BASE_REG 0x20
|
|
|
|
|
2000-05-07 20:16:25 +00:00
|
|
|
|
|
|
|
static int uhci_pci_attach(device_t self);
|
|
|
|
static int uhci_pci_detach(device_t self);
|
|
|
|
static int uhci_pci_suspend(device_t self);
|
|
|
|
static int uhci_pci_resume(device_t self);
|
|
|
|
|
|
|
|
|
1999-08-23 21:00:08 +00:00
|
|
|
static int
|
|
|
|
uhci_pci_suspend(device_t self)
|
|
|
|
{
|
2000-02-04 10:18:37 +00:00
|
|
|
uhci_softc_t *sc = device_get_softc(self);
|
|
|
|
int err;
|
2000-01-23 19:27:11 +00:00
|
|
|
|
2000-02-04 10:18:37 +00:00
|
|
|
err = bus_generic_suspend(self);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
uhci_power(PWR_SUSPEND, sc);
|
1999-08-23 21:00:08 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
uhci_pci_resume(device_t self)
|
|
|
|
{
|
1999-10-07 18:56:10 +00:00
|
|
|
uhci_softc_t *sc = device_get_softc(self);
|
1999-08-23 21:00:08 +00:00
|
|
|
|
2000-02-04 10:18:37 +00:00
|
|
|
uhci_power(PWR_RESUME, sc);
|
1999-08-23 21:00:08 +00:00
|
|
|
bus_generic_resume(self);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
1998-12-14 06:37:37 +00:00
|
|
|
static const char *
|
1999-08-18 10:24:59 +00:00
|
|
|
uhci_pci_match(device_t self)
|
1998-11-26 23:13:13 +00:00
|
|
|
{
|
1999-08-18 10:24:59 +00:00
|
|
|
u_int32_t device_id = pci_get_devid(self);
|
1998-11-26 23:13:13 +00:00
|
|
|
|
1999-01-06 19:55:49 +00:00
|
|
|
if (device_id == PCI_UHCI_DEVICEID_PIIX3) {
|
|
|
|
return (uhci_device_piix3);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_PIIX4) {
|
|
|
|
return (uhci_device_piix4);
|
2000-02-07 12:50:33 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH) {
|
|
|
|
return (uhci_device_ich);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH0) {
|
|
|
|
return (uhci_device_ich0);
|
2001-05-21 01:24:14 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH2_A) {
|
|
|
|
return (uhci_device_ich2_a);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH2_B) {
|
|
|
|
return (uhci_device_ich2_b);
|
2001-11-03 05:03:00 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH3_A) {
|
|
|
|
return (uhci_device_ich3_a);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH3_B) {
|
|
|
|
return (uhci_device_ich3_b);
|
2002-07-19 22:17:02 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH4_A) {
|
|
|
|
return (uhci_device_ich4_a);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH4_B) {
|
|
|
|
return (uhci_device_ich4_b);
|
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_ICH4_C) {
|
|
|
|
return (uhci_device_ich4_c);
|
2000-05-24 02:24:38 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_440MX) {
|
|
|
|
return (uhci_device_440mx);
|
2001-11-03 05:03:00 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_460GX) {
|
|
|
|
return (uhci_device_460gx);
|
1999-01-06 19:55:49 +00:00
|
|
|
} else if (device_id == PCI_UHCI_DEVICEID_VT83C572) {
|
|
|
|
return (uhci_device_vt83c572);
|
|
|
|
} else {
|
2002-02-17 12:29:39 +00:00
|
|
|
if (pci_get_class(self) == PCIC_SERIALBUS
|
1999-08-18 10:24:59 +00:00
|
|
|
&& pci_get_subclass(self) == PCIS_SERIALBUS_USB
|
2002-02-17 12:29:39 +00:00
|
|
|
&& pci_get_progif(self) == PCI_INTERFACE_UHCI) {
|
1999-01-06 19:55:49 +00:00
|
|
|
return (uhci_device_generic);
|
1998-11-26 23:13:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2002-02-17 12:29:39 +00:00
|
|
|
return NULL; /* dunno... */
|
1998-11-26 23:13:13 +00:00
|
|
|
}
|
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
static int
|
1999-08-18 10:24:59 +00:00
|
|
|
uhci_pci_probe(device_t self)
|
1999-04-16 21:22:55 +00:00
|
|
|
{
|
1999-08-18 10:24:59 +00:00
|
|
|
const char *desc = uhci_pci_match(self);
|
2002-02-17 12:29:39 +00:00
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
if (desc) {
|
1999-08-18 10:24:59 +00:00
|
|
|
device_set_desc(self, desc);
|
1999-04-16 21:22:55 +00:00
|
|
|
return 0;
|
|
|
|
} else {
|
|
|
|
return ENXIO;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
1999-08-18 10:24:59 +00:00
|
|
|
uhci_pci_attach(device_t self)
|
1998-11-26 23:13:13 +00:00
|
|
|
{
|
1999-08-18 10:24:59 +00:00
|
|
|
uhci_softc_t *sc = device_get_softc(self);
|
1999-04-16 21:22:55 +00:00
|
|
|
int rid;
|
1999-08-18 10:24:59 +00:00
|
|
|
int err;
|
1999-04-16 21:22:55 +00:00
|
|
|
|
|
|
|
rid = PCI_UHCI_BASE_REG;
|
2000-05-07 20:16:25 +00:00
|
|
|
sc->io_res = bus_alloc_resource(self, SYS_RES_IOPORT, &rid,
|
2002-02-17 12:29:39 +00:00
|
|
|
0, ~0, 1, RF_ACTIVE);
|
2000-05-07 20:16:25 +00:00
|
|
|
if (!sc->io_res) {
|
|
|
|
device_printf(self, "Could not map ports\n");
|
1999-04-16 21:22:55 +00:00
|
|
|
return ENXIO;
|
2002-02-17 12:29:39 +00:00
|
|
|
}
|
2000-05-07 20:16:25 +00:00
|
|
|
sc->iot = rman_get_bustag(sc->io_res);
|
|
|
|
sc->ioh = rman_get_bushandle(sc->io_res);
|
1999-04-16 21:22:55 +00:00
|
|
|
|
1999-08-23 21:00:08 +00:00
|
|
|
/* disable interrupts */
|
|
|
|
bus_space_write_2(sc->iot, sc->ioh, UHCI_INTR, 0);
|
1999-05-01 23:30:09 +00:00
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
rid = 0;
|
2000-05-07 20:16:25 +00:00
|
|
|
sc->irq_res = bus_alloc_resource(self, SYS_RES_IRQ, &rid,
|
2002-02-17 12:29:39 +00:00
|
|
|
0, ~0, 1,
|
|
|
|
RF_SHAREABLE | RF_ACTIVE);
|
2000-05-07 20:16:25 +00:00
|
|
|
if (sc->irq_res == NULL) {
|
|
|
|
device_printf(self, "Could not allocate irq\n");
|
|
|
|
uhci_pci_detach(self);
|
|
|
|
return ENXIO;
|
1998-11-26 23:13:13 +00:00
|
|
|
}
|
2000-01-20 21:36:07 +00:00
|
|
|
sc->sc_bus.bdev = device_add_child(self, "usb", -1);
|
|
|
|
if (!sc->sc_bus.bdev) {
|
2000-05-07 20:16:25 +00:00
|
|
|
device_printf(self, "Could not add USB device\n");
|
|
|
|
uhci_pci_detach(self);
|
|
|
|
return ENOMEM;
|
1998-12-09 23:23:13 +00:00
|
|
|
}
|
2000-01-26 10:27:12 +00:00
|
|
|
device_set_ivars(sc->sc_bus.bdev, sc);
|
1998-12-09 23:23:13 +00:00
|
|
|
|
1999-08-18 10:24:59 +00:00
|
|
|
switch (pci_get_devid(self)) {
|
1998-11-26 23:13:13 +00:00
|
|
|
case PCI_UHCI_DEVICEID_PIIX3:
|
2000-01-20 21:36:07 +00:00
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_piix3);
|
1999-03-27 23:08:44 +00:00
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
1998-11-26 23:13:13 +00:00
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_PIIX4:
|
2000-01-20 21:36:07 +00:00
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_piix4);
|
1999-03-27 23:08:44 +00:00
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
1998-11-26 23:13:13 +00:00
|
|
|
break;
|
2000-02-07 12:50:33 +00:00
|
|
|
case PCI_UHCI_DEVICEID_ICH:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_ICH0:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich0);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
2001-05-21 01:24:14 +00:00
|
|
|
case PCI_UHCI_DEVICEID_ICH2_A:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich2_a);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_ICH2_B:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich2_b);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
2001-11-03 05:03:00 +00:00
|
|
|
case PCI_UHCI_DEVICEID_ICH3_A:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich3_a);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_ICH3_B:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich3_b);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
2002-07-19 22:17:02 +00:00
|
|
|
case PCI_UHCI_DEVICEID_ICH4_A:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich4_a);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_ICH4_B:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich4_b);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
|
|
|
case PCI_UHCI_DEVICEID_ICH4_C:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_ich4_c);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
2000-05-24 02:24:38 +00:00
|
|
|
case PCI_UHCI_DEVICEID_440MX:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_440mx);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
2001-11-03 05:03:00 +00:00
|
|
|
case PCI_UHCI_DEVICEID_460GX:
|
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_460gx);
|
|
|
|
sprintf(sc->sc_vendor, "Intel");
|
|
|
|
break;
|
1999-01-06 12:31:28 +00:00
|
|
|
case PCI_UHCI_DEVICEID_VT83C572:
|
2000-01-20 21:36:07 +00:00
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_vt83c572);
|
1999-03-27 23:08:44 +00:00
|
|
|
sprintf(sc->sc_vendor, "VIA");
|
1999-01-06 12:31:28 +00:00
|
|
|
break;
|
1998-11-26 23:13:13 +00:00
|
|
|
default:
|
1999-08-18 10:24:59 +00:00
|
|
|
device_printf(self, "(New UHCI DeviceId=0x%08x)\n",
|
2002-02-17 12:29:39 +00:00
|
|
|
pci_get_devid(self));
|
2000-01-20 21:36:07 +00:00
|
|
|
device_set_desc(sc->sc_bus.bdev, uhci_device_generic);
|
1999-08-18 10:24:59 +00:00
|
|
|
sprintf(sc->sc_vendor, "(0x%08x)", pci_get_devid(self));
|
1999-03-27 23:08:44 +00:00
|
|
|
}
|
|
|
|
|
2002-02-17 12:29:39 +00:00
|
|
|
switch (pci_read_config(self, PCI_USBREV, 4) & PCI_USBREV_MASK) {
|
1999-12-03 01:34:42 +00:00
|
|
|
case PCI_USBREV_PRE_1_0:
|
|
|
|
sc->sc_bus.usbrev = USBREV_PRE_1_0;
|
|
|
|
break;
|
|
|
|
case PCI_USBREV_1_0:
|
|
|
|
sc->sc_bus.usbrev = USBREV_1_0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
sc->sc_bus.usbrev = USBREV_UNKNOWN;
|
|
|
|
break;
|
1998-11-26 23:13:13 +00:00
|
|
|
}
|
|
|
|
|
2000-05-07 20:16:25 +00:00
|
|
|
err = bus_setup_intr(self, sc->irq_res, INTR_TYPE_BIO,
|
2002-02-17 12:29:39 +00:00
|
|
|
(driver_intr_t *) uhci_intr, sc, &sc->ih);
|
1999-08-18 10:24:59 +00:00
|
|
|
if (err) {
|
2000-05-07 20:16:25 +00:00
|
|
|
device_printf(self, "Could not setup irq, %d\n", err);
|
|
|
|
sc->ih = NULL;
|
|
|
|
uhci_pci_detach(self);
|
|
|
|
return ENXIO;
|
1999-08-18 10:24:59 +00:00
|
|
|
}
|
2002-02-17 12:29:39 +00:00
|
|
|
/*
|
|
|
|
* Set the PIRQD enable bit and switch off all the others. We don't
|
|
|
|
* want legacy support to interfere with us XXX Does this also mean
|
|
|
|
* that the BIOS won't touch the keyboard anymore if it is connected
|
|
|
|
* to the ports of the root hub?
|
2000-02-06 14:52:27 +00:00
|
|
|
*/
|
|
|
|
#ifdef UHCI_DEBUG
|
|
|
|
if (pci_read_config(self, PCI_LEGSUP, 4) != PCI_LEGSUP_USBPIRQDEN)
|
|
|
|
device_printf(self, "LegSup = 0x%08x\n",
|
2002-02-17 12:29:39 +00:00
|
|
|
pci_read_config(self, PCI_LEGSUP, 4));
|
1999-03-23 21:37:45 +00:00
|
|
|
#endif
|
2000-02-06 14:52:27 +00:00
|
|
|
pci_write_config(self, PCI_LEGSUP, PCI_LEGSUP_USBPIRQDEN, 4);
|
1999-03-23 21:37:45 +00:00
|
|
|
|
1999-03-27 23:08:44 +00:00
|
|
|
err = uhci_init(sc);
|
1999-08-18 10:24:59 +00:00
|
|
|
if (!err)
|
|
|
|
err = device_probe_and_attach(sc->sc_bus.bdev);
|
1999-10-03 20:23:25 +00:00
|
|
|
|
1999-08-18 10:24:59 +00:00
|
|
|
if (err) {
|
2000-01-26 10:52:27 +00:00
|
|
|
device_printf(self, "USB init failed\n");
|
2000-05-07 20:16:25 +00:00
|
|
|
uhci_pci_detach(self);
|
|
|
|
return EIO;
|
2000-01-20 21:36:07 +00:00
|
|
|
}
|
2002-02-17 12:29:39 +00:00
|
|
|
return 0; /* success */
|
2000-05-07 20:16:25 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
int
|
|
|
|
uhci_pci_detach(device_t self)
|
|
|
|
{
|
|
|
|
uhci_softc_t *sc = device_get_softc(self);
|
|
|
|
|
2002-02-17 12:29:39 +00:00
|
|
|
/*
|
|
|
|
* XXX This function is not yet complete and should not be added
|
|
|
|
* method list.
|
2000-05-07 20:16:25 +00:00
|
|
|
*/
|
|
|
|
#if 0
|
2002-02-17 12:29:39 +00:00
|
|
|
if uhci_init
|
|
|
|
was successful
|
|
|
|
we should call something like uhci_deinit
|
2000-05-07 20:16:25 +00:00
|
|
|
#endif
|
1999-08-18 10:24:59 +00:00
|
|
|
|
2002-02-17 12:41:50 +00:00
|
|
|
/*
|
|
|
|
* disable interrupts that might have been switched on in
|
|
|
|
* uhci_init.
|
|
|
|
*/
|
|
|
|
if (sc->iot && sc->ioh)
|
|
|
|
bus_space_write_2(sc->iot, sc->ioh, UHCI_INTR, 0);
|
2000-05-07 20:16:25 +00:00
|
|
|
|
|
|
|
if (sc->irq_res && sc->ih) {
|
|
|
|
int err = bus_teardown_intr(self, sc->irq_res, sc->ih);
|
2002-02-17 12:29:39 +00:00
|
|
|
|
2000-05-07 20:16:25 +00:00
|
|
|
if (err)
|
|
|
|
/* XXX or should we panic? */
|
|
|
|
device_printf(self, "Could not tear down irq, %d\n",
|
2002-02-17 12:29:39 +00:00
|
|
|
err);
|
2000-05-07 20:16:25 +00:00
|
|
|
sc->ih = NULL;
|
|
|
|
}
|
|
|
|
if (sc->sc_bus.bdev) {
|
|
|
|
device_delete_child(self, sc->sc_bus.bdev);
|
|
|
|
sc->sc_bus.bdev = NULL;
|
|
|
|
}
|
|
|
|
if (sc->irq_res) {
|
|
|
|
bus_release_resource(self, SYS_RES_IRQ, 0, sc->irq_res);
|
|
|
|
sc->irq_res = NULL;
|
|
|
|
}
|
|
|
|
if (sc->io_res) {
|
|
|
|
bus_release_resource(self, SYS_RES_IOPORT, PCI_UHCI_BASE_REG,
|
2002-02-17 12:29:39 +00:00
|
|
|
sc->io_res);
|
|
|
|
sc->io_res = NULL;
|
2000-05-07 20:16:25 +00:00
|
|
|
sc->iot = 0;
|
|
|
|
sc->ioh = 0;
|
|
|
|
}
|
|
|
|
return 0;
|
1998-11-26 23:13:13 +00:00
|
|
|
}
|
1999-04-16 21:22:55 +00:00
|
|
|
|
2000-05-07 20:16:25 +00:00
|
|
|
|
1999-04-16 21:22:55 +00:00
|
|
|
static device_method_t uhci_methods[] = {
|
|
|
|
/* Device interface */
|
2002-02-17 12:29:39 +00:00
|
|
|
DEVMETHOD(device_probe, uhci_pci_probe),
|
|
|
|
DEVMETHOD(device_attach, uhci_pci_attach),
|
|
|
|
DEVMETHOD(device_suspend, uhci_pci_suspend),
|
|
|
|
DEVMETHOD(device_resume, uhci_pci_resume),
|
|
|
|
DEVMETHOD(device_shutdown, bus_generic_shutdown),
|
1999-04-16 21:22:55 +00:00
|
|
|
|
|
|
|
/* Bus interface */
|
2002-02-17 12:29:39 +00:00
|
|
|
DEVMETHOD(bus_print_child, bus_generic_print_child),
|
1999-04-16 21:22:55 +00:00
|
|
|
|
2002-02-17 12:29:39 +00:00
|
|
|
{0, 0}
|
1999-04-16 21:22:55 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static driver_t uhci_driver = {
|
|
|
|
"uhci",
|
|
|
|
uhci_methods,
|
|
|
|
sizeof(uhci_softc_t),
|
|
|
|
};
|
|
|
|
|
|
|
|
static devclass_t uhci_devclass;
|
|
|
|
|
|
|
|
DRIVER_MODULE(uhci, pci, uhci_driver, uhci_devclass, 0, 0);
|