Fix comment.
This commit is contained in:
parent
c7977d4cee
commit
041c26e7ff
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=295892
@ -145,8 +145,9 @@ riscv_tmr_intr(void *arg)
|
|||||||
|
|
||||||
/*
|
/*
|
||||||
* Clear interrupt pending bit.
|
* Clear interrupt pending bit.
|
||||||
* Note sip register is unimplemented in Spike simulator,
|
* Note: SIP_STIP bit is not implemented in sip register
|
||||||
* so use machine command to clear in mip.
|
* in Spike simulator, so use machine command to clear
|
||||||
|
* interrupt pending bit in mip.
|
||||||
*/
|
*/
|
||||||
machine_command(ECALL_CLEAR_PENDING, 0);
|
machine_command(ECALL_CLEAR_PENDING, 0);
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user