d/freebsd-dev
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Missing atomic operations for ZFS/ia64.

Browse Source 
Submitted by:	marcel
This commit is contained in:
Pawel Jakub Dawidek 2007-06-08 12:26:30 +00:00
parent 7acfb0af82
commit 083c4dd695
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=170430
2 changed files with 108 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
sys/cddl/contrib/opensolaris/common/atomic/ia64/atomic.S Normal file
View File

@ -0,0 +1,54 @@
#include <machine/asm.h>
.text
/*
* uint64_t atomic_cas_64(volatile uint64_t *p, uint64_t cmp, uint64_t v)
*/
ENTRY(atomic_cas_64, 3)
mov ar.ccv = r33
;;
cmpxchg8.acq r8 = [r32], r34, ar.ccv
;;
br.ret.sptk rp
END(atomic_cas_64)
/*
* uint64_t atomic_add_64_nv(volatile uint64_t *p, uint64_t v)
*/
ENTRY(atomic_add_64_nv, 2)
1:
ld8 r16 = [r32]
;;
mov ar.ccv = r16
add r8 = r16, r33
;;
cmpxchg8.acq r17 = [r32], r8, ar.ccv
;;
cmp.eq p6, p7 = r16, r17
(p6) br.ret.sptk rp
(p7) br.cond.spnt 1b
END(atomic_add_64_nv)
/*
* uint8_t atomic_or_8_nv(volatile uint8_t *p, uint8_t v)
*/
ENTRY(atomic_or_8_nv, 2)
1:
ld8 r16 = [r32]
;;
mov ar.ccv = r16
or r8 = r16, r33
;;
cmpxchg1.acq r17 = [r32], r8, ar.ccv
;;
cmp.eq p6, p7 = r16, r17
(p6) br.ret.sptk rp
(p7) br.cond.spnt 1b
END(atomic_or_8_nv)
ENTRY(membar_producer, 0)
mf.a
;;
br.ret.sptk rp
END(membar_producer)

54
sys/contrib/opensolaris/common/atomic/ia64/atomic.S Normal file
View File

@ -0,0 +1,54 @@
#include <machine/asm.h>
.text
/*
* uint64_t atomic_cas_64(volatile uint64_t *p, uint64_t cmp, uint64_t v)
*/
ENTRY(atomic_cas_64, 3)
mov ar.ccv = r33
;;
cmpxchg8.acq r8 = [r32], r34, ar.ccv
;;
br.ret.sptk rp
END(atomic_cas_64)
/*
* uint64_t atomic_add_64_nv(volatile uint64_t *p, uint64_t v)
*/
ENTRY(atomic_add_64_nv, 2)
1:
ld8 r16 = [r32]
;;
mov ar.ccv = r16
add r8 = r16, r33
;;
cmpxchg8.acq r17 = [r32], r8, ar.ccv
;;
cmp.eq p6, p7 = r16, r17
(p6) br.ret.sptk rp
(p7) br.cond.spnt 1b
END(atomic_add_64_nv)
/*
* uint8_t atomic_or_8_nv(volatile uint8_t *p, uint8_t v)
*/
ENTRY(atomic_or_8_nv, 2)
1:
ld8 r16 = [r32]
;;
mov ar.ccv = r16
or r8 = r16, r33
;;
cmpxchg1.acq r17 = [r32], r8, ar.ccv
;;
cmp.eq p6, p7 = r16, r17
(p6) br.ret.sptk rp
(p7) br.cond.spnt 1b
END(atomic_or_8_nv)
ENTRY(membar_producer, 0)
mf.a
;;
br.ret.sptk rp
END(membar_producer)