Really remove the last vestiges of mixed mode from all but amd64.
This commit is contained in:
parent
f12be15787
commit
133539f2aa
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=145099
@ -29,14 +29,6 @@ profile 2
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# By default, mixed mode is used to route IRQ0 from the AT timer via
|
||||
# the 8259A master PIC through the ExtINT pin on the first I/O APIC.
|
||||
# This can be disabled via the NO_MIXED_MODE option. In that case,
|
||||
# IRQ0 will be routed via an intpin on the first I/O APIC. Not all
|
||||
# motherboards hook IRQ0 up to the first I/O APIC even though their
|
||||
# MP table or MADT may claim to do so. That is why mixed mode is
|
||||
# enabled by default.
|
||||
#
|
||||
# HTT CPUs should only be used if they are enabled in the BIOS. For
|
||||
# the ACPI case, ACPI only correctly tells us about any HTT CPUs if
|
||||
# they are enabled. However, most HTT systems do not list HTT CPUs
|
||||
|
@ -28,23 +28,10 @@ profile 2
|
||||
# for SMP kernels. Thus, the apic device is not strictly an SMP option,
|
||||
# but it is a prerequisite for SMP.
|
||||
#
|
||||
# Notes:
|
||||
#
|
||||
# By default, mixed mode is used to route IRQ0 from the AT timer via
|
||||
# the 8259A master PIC through the ExtINT pin on the first I/O APIC.
|
||||
# This can be disabled via the NO_MIXED_MODE option. In that case,
|
||||
# IRQ0 will be routed via an intpin on the first I/O APIC. Not all
|
||||
# motherboards hook IRQ0 up to the first I/O APIC even though their
|
||||
# MP table or MADT may claim to do so. That is why mixed mode is
|
||||
# enabled by default.
|
||||
#
|
||||
|
||||
# Mandatory:
|
||||
device apic # I/O apic
|
||||
|
||||
# Optional:
|
||||
options NO_MIXED_MODE # Disable use of mixed mode
|
||||
|
||||
#
|
||||
# Watchdog routines.
|
||||
#
|
||||
|
Loading…
Reference in New Issue
Block a user