d/freebsd-dev
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

powerpc: Add a couple missing isyncs

Browse Source 
mtmsr and mtsr require context synchronizing instructions to follow.  Without
a CSI, there's a chance for a machine check exception.  This reportedly does
occur on a MPC750 (PowerMac G3).

Reported by:	Mark Millard
This commit is contained in:
Justin Hibbits 2019-04-24 02:51:58 +00:00
parent af44a26351
commit 19b86243f4
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=346619
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
sys/powerpc/aim/trap_subr32.S
View File

@ -68,7 +68,7 @@
lwzu sr,PM_SR(pmap); \
RESTORE_SRS(pmap,sr) \
/* Restore SR 12 */ \
lwz sr,12*4(pmap); mtsr 12,sr
lwz sr,12*4(pmap); mtsr 12,sr; isync
/*
* Kernel SRs are loaded directly from kernel_pmap_
@ -799,6 +799,7 @@ CNAME(trapexit):
mfmsr %r3
andi. %r3,%r3,~PSL_EE@l
mtmsr %r3
isync
/* Test AST pending: */
lwz %r5,FRAME_SRR1+8(%r1)
mtcr %r5