allwinner: Remove a10_ehci driver
We have generic-ehci since r353062 so use it. MFC after: 1 month X-MFC-With: r353062
This commit is contained in:
Emmanuel Vadot
parent
7a58744fd0
commit
29ee738052
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=353063
@ -1,396 +0,0 @@
|
||||
/*-
|
||||
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
||||
*
|
||||
* Copyright (c) 2012 Ganbold Tsagaankhuu <ganbold@freebsd.org>
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
||||
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||||
* SUCH DAMAGE.
|
||||
*/
|
||||
|
||||
/*
|
||||
* Allwinner A10 attachment driver for the USB Enhanced Host Controller.
|
||||
*/
|
||||
|
||||
#include <sys/cdefs.h>
|
||||
__FBSDID("$FreeBSD$");
|
||||
|
||||
#include "opt_bus.h"
|
||||
|
||||
#include <sys/param.h>
|
||||
#include <sys/systm.h>
|
||||
#include <sys/bus.h>
|
||||
#include <sys/rman.h>
|
||||
#include <sys/condvar.h>
|
||||
#include <sys/kernel.h>
|
||||
#include <sys/module.h>
|
||||
|
||||
#include <machine/bus.h>
|
||||
#include <dev/ofw/ofw_bus.h>
|
||||
#include <dev/ofw/ofw_bus_subr.h>
|
||||
|
||||
#include <dev/usb/usb.h>
|
||||
#include <dev/usb/usbdi.h>
|
||||
|
||||
#include <dev/usb/usb_core.h>
|
||||
#include <dev/usb/usb_busdma.h>
|
||||
#include <dev/usb/usb_process.h>
|
||||
#include <dev/usb/usb_util.h>
|
||||
|
||||
#include <dev/usb/usb_controller.h>
|
||||
#include <dev/usb/usb_bus.h>
|
||||
#include <dev/usb/controller/ehci.h>
|
||||
#include <dev/usb/controller/ehcireg.h>
|
||||
|
||||
#include <arm/allwinner/aw_machdep.h>
|
||||
#include <dev/extres/clk/clk.h>
|
||||
#include <dev/extres/hwreset/hwreset.h>
|
||||
#include <dev/extres/phy/phy_usb.h>
|
||||
|
||||
#define EHCI_HC_DEVSTR "Allwinner Integrated USB 2.0 controller"
|
||||
|
||||
#define SW_SDRAM_REG_HPCR_USB1 (0x250 + ((1 << 2) * 4))
|
||||
#define SW_SDRAM_REG_HPCR_USB2 (0x250 + ((1 << 2) * 5))
|
||||
#define SW_SDRAM_BP_HPCR_ACCESS (1 << 0)
|
||||
|
||||
#define USB_CONF(d) \
|
||||
(void *)ofw_bus_search_compatible((d), compat_data)->ocd_data
|
||||
|
||||
#define A10_READ_4(sc, reg) \
|
||||
bus_space_read_4((sc)->sc_io_tag, (sc)->sc_io_hdl, reg)
|
||||
|
||||
#define A10_WRITE_4(sc, reg, data) \
|
||||
bus_space_write_4((sc)->sc_io_tag, (sc)->sc_io_hdl, reg, data)
|
||||
|
||||
static device_attach_t a10_ehci_attach;
|
||||
static device_detach_t a10_ehci_detach;
|
||||
|
||||
struct clk_list {
|
||||
TAILQ_ENTRY(clk_list) next;
|
||||
clk_t clk;
|
||||
};
|
||||
|
||||
struct hwrst_list {
|
||||
TAILQ_ENTRY(hwrst_list) next;
|
||||
hwreset_t rst;
|
||||
};
|
||||
|
||||
struct phy_list {
|
||||
TAILQ_ENTRY(phy_list) next;
|
||||
phy_t phy;
|
||||
};
|
||||
|
||||
struct aw_ehci_softc {
|
||||
ehci_softc_t sc;
|
||||
TAILQ_HEAD(, clk_list) clk_list;
|
||||
TAILQ_HEAD(, hwrst_list) rst_list;
|
||||
TAILQ_HEAD(, phy_list) phy_list;
|
||||
};
|
||||
|
||||
struct aw_ehci_conf {
|
||||
bool sdram_init;
|
||||
};
|
||||
|
||||
static const struct aw_ehci_conf a10_ehci_conf = {
|
||||
.sdram_init = true,
|
||||
};
|
||||
|
||||
static const struct aw_ehci_conf a31_ehci_conf = {
|
||||
.sdram_init = false,
|
||||
};
|
||||
|
||||
static struct ofw_compat_data compat_data[] = {
|
||||
{ "allwinner,sun4i-a10-ehci", (uintptr_t)&a10_ehci_conf },
|
||||
{ "allwinner,sun5i-a13-ehci", (uintptr_t)&a10_ehci_conf },
|
||||
{ "allwinner,sun6i-a31-ehci", (uintptr_t)&a31_ehci_conf },
|
||||
{ "allwinner,sun7i-a20-ehci", (uintptr_t)&a10_ehci_conf },
|
||||
{ "allwinner,sun8i-a83t-ehci", (uintptr_t)&a31_ehci_conf },
|
||||
{ "allwinner,sun8i-h3-ehci", (uintptr_t)&a31_ehci_conf },
|
||||
{ "allwinner,sun50i-a64-ehci", (uintptr_t)&a31_ehci_conf },
|
||||
{ NULL, (uintptr_t)NULL }
|
||||
};
|
||||
|
||||
static int
|
||||
a10_ehci_probe(device_t self)
|
||||
{
|
||||
|
||||
if (!ofw_bus_status_okay(self))
|
||||
return (ENXIO);
|
||||
|
||||
if (ofw_bus_search_compatible(self, compat_data)->ocd_data == 0)
|
||||
return (ENXIO);
|
||||
|
||||
device_set_desc(self, EHCI_HC_DEVSTR);
|
||||
|
||||
return (BUS_PROBE_DEFAULT);
|
||||
}
|
||||
|
||||
static int
|
||||
a10_ehci_attach(device_t self)
|
||||
{
|
||||
struct aw_ehci_softc *aw_sc = device_get_softc(self);
|
||||
ehci_softc_t *sc = &aw_sc->sc;
|
||||
const struct aw_ehci_conf *conf;
|
||||
bus_space_handle_t bsh;
|
||||
int err, rid, off;
|
||||
struct clk_list *clkp;
|
||||
clk_t clk;
|
||||
struct hwrst_list *rstp;
|
||||
hwreset_t rst;
|
||||
struct phy_list *phyp;
|
||||
phy_t phy;
|
||||
uint32_t reg_value = 0;
|
||||
|
||||
conf = USB_CONF(self);
|
||||
|
||||
/* initialise some bus fields */
|
||||
sc->sc_bus.parent = self;
|
||||
sc->sc_bus.devices = sc->sc_devices;
|
||||
sc->sc_bus.devices_max = EHCI_MAX_DEVICES;
|
||||
sc->sc_bus.dma_bits = 32;
|
||||
|
||||
/* get all DMA memory */
|
||||
if (usb_bus_mem_alloc_all(&sc->sc_bus,
|
||||
USB_GET_DMA_TAG(self), &ehci_iterate_hw_softc)) {
|
||||
return (ENOMEM);
|
||||
}
|
||||
|
||||
sc->sc_bus.usbrev = USB_REV_2_0;
|
||||
|
||||
rid = 0;
|
||||
sc->sc_io_res = bus_alloc_resource_any(self, SYS_RES_MEMORY, &rid, RF_ACTIVE);
|
||||
if (!sc->sc_io_res) {
|
||||
device_printf(self, "Could not map memory\n");
|
||||
goto error;
|
||||
}
|
||||
|
||||
sc->sc_io_tag = rman_get_bustag(sc->sc_io_res);
|
||||
sc->sc_io_hdl = rman_get_bushandle(sc->sc_io_res);
|
||||
bsh = rman_get_bushandle(sc->sc_io_res);
|
||||
|
||||
sc->sc_io_size = rman_get_size(sc->sc_io_res);
|
||||
|
||||
if (bus_space_subregion(sc->sc_io_tag, bsh, 0x00,
|
||||
sc->sc_io_size, &sc->sc_io_hdl) != 0)
|
||||
panic("%s: unable to subregion USB host registers",
|
||||
device_get_name(self));
|
||||
|
||||
rid = 0;
|
||||
sc->sc_irq_res = bus_alloc_resource_any(self, SYS_RES_IRQ, &rid,
|
||||
RF_SHAREABLE | RF_ACTIVE);
|
||||
if (sc->sc_irq_res == NULL) {
|
||||
device_printf(self, "Could not allocate irq\n");
|
||||
goto error;
|
||||
}
|
||||
sc->sc_bus.bdev = device_add_child(self, "usbus", -1);
|
||||
if (!sc->sc_bus.bdev) {
|
||||
device_printf(self, "Could not add USB device\n");
|
||||
goto error;
|
||||
}
|
||||
device_set_ivars(sc->sc_bus.bdev, &sc->sc_bus);
|
||||
device_set_desc(sc->sc_bus.bdev, EHCI_HC_DEVSTR);
|
||||
|
||||
sprintf(sc->sc_vendor, "Allwinner");
|
||||
|
||||
err = bus_setup_intr(self, sc->sc_irq_res, INTR_TYPE_BIO | INTR_MPSAFE,
|
||||
NULL, (driver_intr_t *)ehci_interrupt, sc, &sc->sc_intr_hdl);
|
||||
if (err) {
|
||||
device_printf(self, "Could not setup irq, %d\n", err);
|
||||
sc->sc_intr_hdl = NULL;
|
||||
goto error;
|
||||
}
|
||||
|
||||
sc->sc_flags |= EHCI_SCFLG_DONTRESET;
|
||||
|
||||
/* Enable clock for USB */
|
||||
TAILQ_INIT(&aw_sc->clk_list);
|
||||
for (off = 0; clk_get_by_ofw_index(self, 0, off, &clk) == 0; off++) {
|
||||
err = clk_enable(clk);
|
||||
if (err != 0) {
|
||||
device_printf(self, "Could not enable clock %s\n",
|
||||
clk_get_name(clk));
|
||||
goto error;
|
||||
}
|
||||
clkp = malloc(sizeof(*clkp), M_DEVBUF, M_WAITOK | M_ZERO);
|
||||
clkp->clk = clk;
|
||||
TAILQ_INSERT_TAIL(&aw_sc->clk_list, clkp, next);
|
||||
}
|
||||
|
||||
/* De-assert reset */
|
||||
TAILQ_INIT(&aw_sc->rst_list);
|
||||
for (off = 0; hwreset_get_by_ofw_idx(self, 0, off, &rst) == 0; off++) {
|
||||
err = hwreset_deassert(rst);
|
||||
if (err != 0) {
|
||||
device_printf(self, "Could not de-assert reset\n");
|
||||
goto error;
|
||||
}
|
||||
rstp = malloc(sizeof(*rstp), M_DEVBUF, M_WAITOK | M_ZERO);
|
||||
rstp->rst = rst;
|
||||
TAILQ_INSERT_TAIL(&aw_sc->rst_list, rstp, next);
|
||||
}
|
||||
|
||||
/* Enable USB PHY */
|
||||
TAILQ_INIT(&aw_sc->phy_list);
|
||||
for (off = 0; phy_get_by_ofw_idx(self, 0, off, &phy) == 0; off++) {
|
||||
err = phy_usb_set_mode(phy, PHY_USB_MODE_HOST);
|
||||
if (err != 0) {
|
||||
device_printf(self, "Could not set phy to host mode\n");
|
||||
goto error;
|
||||
}
|
||||
err = phy_enable(phy);
|
||||
if (err != 0) {
|
||||
device_printf(self, "Could not enable phy\n");
|
||||
goto error;
|
||||
}
|
||||
phyp = malloc(sizeof(*phyp), M_DEVBUF, M_WAITOK | M_ZERO);
|
||||
phyp->phy = phy;
|
||||
TAILQ_INSERT_TAIL(&aw_sc->phy_list, phyp, next);
|
||||
}
|
||||
|
||||
/* Configure port */
|
||||
if (conf->sdram_init) {
|
||||
reg_value = A10_READ_4(sc, SW_SDRAM_REG_HPCR_USB2);
|
||||
reg_value |= SW_SDRAM_BP_HPCR_ACCESS;
|
||||
A10_WRITE_4(sc, SW_SDRAM_REG_HPCR_USB2, reg_value);
|
||||
}
|
||||
|
||||
err = ehci_init(sc);
|
||||
if (!err) {
|
||||
err = device_probe_and_attach(sc->sc_bus.bdev);
|
||||
}
|
||||
if (err) {
|
||||
device_printf(self, "USB init failed err=%d\n", err);
|
||||
goto error;
|
||||
}
|
||||
return (0);
|
||||
|
||||
error:
|
||||
a10_ehci_detach(self);
|
||||
return (ENXIO);
|
||||
}
|
||||
|
||||
static int
|
||||
a10_ehci_detach(device_t self)
|
||||
{
|
||||
struct aw_ehci_softc *aw_sc = device_get_softc(self);
|
||||
ehci_softc_t *sc = &aw_sc->sc;
|
||||
const struct aw_ehci_conf *conf;
|
||||
int err;
|
||||
uint32_t reg_value = 0;
|
||||
struct clk_list *clk, *clk_tmp;
|
||||
struct hwrst_list *rst, *rst_tmp;
|
||||
struct phy_list *phy, *phy_tmp;
|
||||
|
||||
conf = USB_CONF(self);
|
||||
|
||||
/* during module unload there are lots of children leftover */
|
||||
device_delete_children(self);
|
||||
|
||||
if (sc->sc_irq_res && sc->sc_intr_hdl) {
|
||||
/*
|
||||
* only call ehci_detach() after ehci_init()
|
||||
*/
|
||||
ehci_detach(sc);
|
||||
|
||||
err = bus_teardown_intr(self, sc->sc_irq_res, sc->sc_intr_hdl);
|
||||
|
||||
if (err)
|
||||
/* XXX or should we panic? */
|
||||
device_printf(self, "Could not tear down irq, %d\n",
|
||||
err);
|
||||
sc->sc_intr_hdl = NULL;
|
||||
}
|
||||
|
||||
if (sc->sc_irq_res) {
|
||||
bus_release_resource(self, SYS_RES_IRQ, 0, sc->sc_irq_res);
|
||||
sc->sc_irq_res = NULL;
|
||||
}
|
||||
if (sc->sc_io_res) {
|
||||
bus_release_resource(self, SYS_RES_MEMORY, 0,
|
||||
sc->sc_io_res);
|
||||
sc->sc_io_res = NULL;
|
||||
}
|
||||
usb_bus_mem_free_all(&sc->sc_bus, &ehci_iterate_hw_softc);
|
||||
|
||||
/* Disable configure port */
|
||||
if (conf->sdram_init) {
|
||||
reg_value = A10_READ_4(sc, SW_SDRAM_REG_HPCR_USB2);
|
||||
reg_value &= ~SW_SDRAM_BP_HPCR_ACCESS;
|
||||
A10_WRITE_4(sc, SW_SDRAM_REG_HPCR_USB2, reg_value);
|
||||
}
|
||||
|
||||
/* Disable clock */
|
||||
TAILQ_FOREACH_SAFE(clk, &aw_sc->clk_list, next, clk_tmp) {
|
||||
err = clk_disable(clk->clk);
|
||||
if (err != 0)
|
||||
device_printf(self, "Could not disable clock %s\n",
|
||||
clk_get_name(clk->clk));
|
||||
err = clk_release(clk->clk);
|
||||
if (err != 0)
|
||||
device_printf(self, "Could not release clock %s\n",
|
||||
clk_get_name(clk->clk));
|
||||
TAILQ_REMOVE(&aw_sc->clk_list, clk, next);
|
||||
free(clk, M_DEVBUF);
|
||||
}
|
||||
|
||||
/* Assert reset */
|
||||
TAILQ_FOREACH_SAFE(rst, &aw_sc->rst_list, next, rst_tmp) {
|
||||
hwreset_assert(rst->rst);
|
||||
hwreset_release(rst->rst);
|
||||
TAILQ_REMOVE(&aw_sc->rst_list, rst, next);
|
||||
free(rst, M_DEVBUF);
|
||||
}
|
||||
|
||||
/* Disable phys */
|
||||
TAILQ_FOREACH_SAFE(phy, &aw_sc->phy_list, next, phy_tmp) {
|
||||
err = phy_disable(phy->phy);
|
||||
if (err != 0)
|
||||
device_printf(self, "Could not disable phy\n");
|
||||
phy_release(phy->phy);
|
||||
TAILQ_REMOVE(&aw_sc->phy_list, phy, next);
|
||||
free(phy, M_DEVBUF);
|
||||
}
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
||||
static device_method_t ehci_methods[] = {
|
||||
/* Device interface */
|
||||
DEVMETHOD(device_probe, a10_ehci_probe),
|
||||
DEVMETHOD(device_attach, a10_ehci_attach),
|
||||
DEVMETHOD(device_detach, a10_ehci_detach),
|
||||
DEVMETHOD(device_suspend, bus_generic_suspend),
|
||||
DEVMETHOD(device_resume, bus_generic_resume),
|
||||
DEVMETHOD(device_shutdown, bus_generic_shutdown),
|
||||
|
||||
DEVMETHOD_END
|
||||
};
|
||||
|
||||
static driver_t ehci_driver = {
|
||||
.name = "ehci",
|
||||
.methods = ehci_methods,
|
||||
.size = sizeof(struct aw_ehci_softc),
|
||||
};
|
||||
|
||||
static devclass_t ehci_devclass;
|
||||
|
||||
DRIVER_MODULE(a10_ehci, simplebus, ehci_driver, ehci_devclass, 0, 0);
|
||||
MODULE_DEPEND(a10_ehci, usb, 1, 1, 1);
|
||||
@ -4,7 +4,6 @@ arm/allwinner/a10_ahci.c optional ahci
|
||||
arm/allwinner/a10_codec.c optional sound
|
||||
arm/allwinner/a10_dmac.c optional a10_dmac
|
||||
arm/allwinner/a31_dmac.c optional a31_dmac
|
||||
arm/allwinner/a10_ehci.c optional ehci
|
||||
arm/allwinner/a10_sramc.c optional SOC_ALLWINNER_A10
|
||||
arm/allwinner/aw_gpio.c optional gpio
|
||||
arm/allwinner/aw_if_dwc.c optional dwc
|
||||
@ -26,6 +25,8 @@ arm/allwinner/sunxi_dma_if.m optional a10_dmac | a31_dmac
|
||||
dev/iicbus/twsi/a10_twsi.c optional twsi
|
||||
dev/usb/controller/generic_ohci.c optional ohci
|
||||
dev/usb/controller/generic_usb_if.m optional ohci
|
||||
dev/usb/controller/generic_ehci.c optional ehci
|
||||
dev/usb/controller/generic_ehci_fdt.c optional ehci
|
||||
arm/allwinner/aw_sid.c optional aw_sid
|
||||
arm/allwinner/aw_thermal.c optional aw_thermal
|
||||
arm/allwinner/aw_cir.c optional aw_cir evdev
|
||||
|
||||
@ -203,7 +203,6 @@ device uart_snps
|
||||
device pl011
|
||||
|
||||
# USB support
|
||||
device aw_ehci # Allwinner EHCI USB interface (USB 2.0)
|
||||
device aw_usbphy # Allwinner USB PHY
|
||||
device rk_usb2phy # Rockchip USB2PHY
|
||||
device dwcotg # DWC OTG controller
|
||||
|
||||
@ -25,7 +25,6 @@ cloudabi64_vdso_blob.o optional compat_cloudabi64 \
|
||||
#
|
||||
|
||||
# Allwinner common files
|
||||
arm/allwinner/a10_ehci.c optional ehci aw_ehci fdt
|
||||
arm/allwinner/a10_timer.c optional a10_timer fdt
|
||||
arm/allwinner/a10_codec.c optional sound a10_codec
|
||||
arm/allwinner/a31_dmac.c optional a31_dmac
|
||||
|
||||
Loading…
Reference in New Issue
Block a user