xhci(4): Add quirk for "TUSB73x0 USB3.0 xHCI Controller".

Tested by:	br@
MFC after:	1 week
Sponsored by:	NVIDIA Networking
This commit is contained in:
Hans Petter Selasky 2022-03-03 17:32:20 +01:00
parent 93c1048a13
commit 33cbbf268f
3 changed files with 19 additions and 4 deletions

View File

@ -2,7 +2,7 @@
/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2010 Hans Petter Selasky. All rights reserved.
* Copyright (c) 2010-2022 Hans Petter Selasky
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
@ -104,6 +104,10 @@ static int xhcictlquirk = 1;
SYSCTL_INT(_hw_usb_xhci, OID_AUTO, ctlquirk, CTLFLAG_RWTUN,
&xhcictlquirk, 0, "Set to enable control endpoint quirk");
static int xhcidcepquirk;
SYSCTL_INT(_hw_usb_xhci, OID_AUTO, dcepquirk, CTLFLAG_RWTUN,
&xhcidcepquirk, 0, "Set to disable endpoint deconfigure command");
#ifdef USB_DEBUG
static int xhcidebug;
static int xhciroute;
@ -1477,8 +1481,11 @@ xhci_cmd_configure_ep(struct xhci_softc *sc, uint64_t input_ctx,
temp = XHCI_TRB_3_TYPE_SET(XHCI_TRB_TYPE_CONFIGURE_EP) |
XHCI_TRB_3_SLOT_SET(slot_id);
if (deconfigure)
if (deconfigure) {
if (sc->sc_no_deconfigure != 0 || xhcidcepquirk != 0)
return (0); /* Success */
temp |= XHCI_TRB_3_DCEP_BIT;
}
trb.dwTrb3 = htole32(temp);

View File

@ -3,7 +3,7 @@
/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2010 Hans Petter Selasky. All rights reserved.
* Copyright (c) 2010-2022 Hans Petter Selasky
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
@ -555,6 +555,9 @@ struct xhci_softc {
/* size of context */
uint8_t sc_ctx_is_64_byte;
/* deconfiguring USB device is not fully supported */
uint8_t sc_no_deconfigure;
/* Isochronous Scheduling Threshold */
uint8_t sc_ist;

View File

@ -1,7 +1,7 @@
/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2010 Hans Petter Selasky. All rights reserved.
* Copyright (c) 2010-2022 Hans Petter Selasky
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
@ -287,6 +287,9 @@ xhci_pci_attach(device_t self)
sc->sc_io_size = rman_get_size(sc->sc_io_res);
switch (pci_get_devid(self)) {
case 0x8241104c: /* TUSB73x0 USB3.0 xHCI Controller */
sc->sc_no_deconfigure = 1;
break;
case 0x01941033: /* NEC uPD720200 USB 3.0 controller */
case 0x00141912: /* NEC uPD720201 USB 3.0 controller */
/* Don't use 64-bit DMA on these controllers. */
@ -310,6 +313,8 @@ xhci_pci_attach(device_t self)
sc->sc_imod_default = XHCI_IMOD_DEFAULT_LP;
sc->sc_ctlstep = 1;
break;
default:
break;
}
if (xhci_init(sc, self, usedma32)) {