Restore v6 offload caps for igb(4) class devices.
Reported by: tuxen
This commit is contained in:
parent
6377daf2ec
commit
8237905651
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=311931
@ -304,7 +304,7 @@ em_isc_txd_encap(void *arg, if_pkt_info_t pi)
|
||||
if (do_tso) {
|
||||
i = em_tso_setup(sc, pi, &txd_upper, &txd_lower);
|
||||
tso_desc = TRUE;
|
||||
} else if (csum_flags & CSUM_OFFLOAD) {
|
||||
} else if (csum_flags & EM_CSUM_OFFLOAD) {
|
||||
i = em_transmit_checksum_setup(sc, pi, &txd_upper, &txd_lower);
|
||||
}
|
||||
|
||||
|
@ -330,7 +330,8 @@
|
||||
#define EM_MSIX_LINK 0x01000000 /* For 82574 use */
|
||||
#define ETH_ZLEN 60
|
||||
#define ETH_ADDR_LEN 6
|
||||
#define CSUM_OFFLOAD 7 /* Offload bits in mbuf flag */
|
||||
#define EM_CSUM_OFFLOAD 7 /* Offload bits in mbuf flag */
|
||||
#define IGB_CSUM_OFFLOAD 0x0E0F /* Offload bits in mbuf flag */
|
||||
|
||||
#define IGB_PKTTYPE_MASK 0x0000FFF0
|
||||
#define IGB_DMCTLX_DCFLUSH_DIS 0x80000000 /* Disable DMA Coalesce Flush */
|
||||
|
@ -171,7 +171,7 @@ igb_tx_ctx_setup(struct tx_ring *txr, if_pkt_info_t pi, u32 *cmd_type_len, u32 *
|
||||
*/
|
||||
if (pi->ipi_mflags & M_VLANTAG) {
|
||||
vlan_macip_lens |= (pi->ipi_vtag << E1000_ADVTXD_VLAN_SHIFT);
|
||||
} else if ((pi->ipi_csum_flags & CSUM_OFFLOAD) == 0) {
|
||||
} else if ((pi->ipi_csum_flags & IGB_CSUM_OFFLOAD) == 0) {
|
||||
return (0);
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user