d/freebsd-dev
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

The data cache on UltraSPARC III is not directly mapped, so don't assert

Browse Source 
that.  This breaks assumptions made by some of the cache flushing code,
but UltraSPARC III has different methods for invalidating cache lines
anyway.
This commit is contained in:
Jake Burkholder 2002-07-30 05:48:33 +00:00
parent c4441bc769
commit c465faf9d4
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=100909
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
sys/sparc64/sparc64/cache.c
View File

@ -209,8 +209,6 @@ cache_init(phandle_t node)
panic("cache_init: D$ size not a power of 2");
if (((cache.dc_size / cache.dc_assoc) / PAGE_SIZE) != DCACHE_COLORS)
panic("cache_init: too many D$ colors");
if (cache.dc_assoc != 1)
panic("cache_init: D$ is not directly mapped!");
set = cache.ec_size / cache.ec_assoc;
cache.ec_l2set = ffs(set) - 1;
if ((set & ~(1UL << cache.ec_l2set)) != 0)