Add support for RTL8153B, RTL8156 and RTL8156B to if_ure(4).
Submitted by: fbbz@synack.eu PR: 253374 MFC after: 1 week Sponsored by: Mellanox Technologies // NVIDIA Networking
This commit is contained in:
Hans Petter Selasky
parent
73570795e7
commit
d4cf41a99b
File diff suppressed because it is too large
Load Diff
@ -26,6 +26,9 @@
|
||||
* $FreeBSD$
|
||||
*/
|
||||
|
||||
#ifndef _IF_UREREG_H_
|
||||
#define _IF_UREREG_H_
|
||||
|
||||
#define URE_CONFIG_IDX 0 /* config number 1 */
|
||||
#define URE_IFACE_IDX 0
|
||||
|
||||
@ -40,7 +43,10 @@
|
||||
#define URE_BYTE_EN_BYTE 0x11
|
||||
#define URE_BYTE_EN_SIX_BYTES 0x3f
|
||||
|
||||
#define URE_FRAMELEN(mtu) ((mtu) + ETHER_HDR_LEN + ETHER_CRC_LEN + ETHER_VLAN_ENCAP_LEN)
|
||||
#define URE_MAX_FRAMELEN (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN)
|
||||
#define URE_JUMBO_FRAMELEN (9*1024)
|
||||
#define URE_JUMBO_MTU (URE_JUMBO_FRAMELEN - ETHER_HDR_LEN - ETHER_CRC_LEN - ETHER_VLAN_ENCAP_LEN)
|
||||
|
||||
#define URE_PLA_IDR 0xc000
|
||||
#define URE_PLA_RCR 0xc010
|
||||
@ -58,6 +64,9 @@
|
||||
#define URE_PAL_BDC_CR 0xd1a0
|
||||
#define URE_PLA_TEREDO_TIMER 0xd2cc
|
||||
#define URE_PLA_REALWOW_TIMER 0xd2e8
|
||||
#define URE_PLA_SUSPEND_FLAG 0xd38a
|
||||
#define URE_PLA_INDICATE_FALG 0xd38c
|
||||
#define URE_PLA_EXTRA_STATUS 0xd398
|
||||
#define URE_PLA_LEDSEL 0xdd90
|
||||
#define URE_PLA_LED_FEATURE 0xdd92
|
||||
#define URE_PLA_PHYAR 0xde00
|
||||
@ -74,9 +83,10 @@
|
||||
#define URE_PLA_TCR1 0xe612
|
||||
#define URE_PLA_MTPS 0xe615
|
||||
#define URE_PLA_TXFIFO_CTRL 0xe618
|
||||
#define URE_PLA_RSTTELLY 0xe800
|
||||
#define URE_PLA_RSTTALLY 0xe800
|
||||
#define URE_PLA_CR 0xe813
|
||||
#define URE_PLA_CRWECR 0xe81c
|
||||
#define URE_PLA_CONFIG34 0xe820
|
||||
#define URE_PLA_CONFIG5 0xe822
|
||||
#define URE_PLA_PHY_PWR 0xe84c
|
||||
#define URE_PLA_OOB_CTRL 0xe84f
|
||||
@ -86,7 +96,18 @@
|
||||
#define URE_PLA_OCP_GPHY_BASE 0xe86c
|
||||
#define URE_PLA_TELLYCNT 0xe890
|
||||
#define URE_PLA_SFF_STS_7 0xe8de
|
||||
#define URE_PLA_PHYSTATUS 0xe908
|
||||
#define URE_GMEDIASTAT 0xe908
|
||||
#define URE_PLA_BP_BA 0xfc26
|
||||
#define URE_PLA_BP_0 0xfc28
|
||||
#define URE_PLA_BP_1 0xfc2a
|
||||
#define URE_PLA_BP_2 0xfc2c
|
||||
#define URE_PLA_BP_3 0xfc2e
|
||||
#define URE_PLA_BP_4 0xfc30
|
||||
#define URE_PLA_BP_5 0xfc32
|
||||
#define URE_PLA_BP_6 0xfc34
|
||||
#define URE_PLA_BP_7 0xfc36
|
||||
#define URE_PLA_BP_EN 0xfc38
|
||||
|
||||
#define URE_USB_USB2PHY 0xb41e
|
||||
#define URE_USB_SSPHYLINK2 0xb428
|
||||
@ -95,22 +116,52 @@
|
||||
#define URE_USB_CSR_DUMMY2 0xb466
|
||||
#define URE_USB_DEV_STAT 0xb808
|
||||
#define URE_USB_CONNECT_TIMER 0xcbf8
|
||||
#define URE_USB_MSC_TIMER 0xcbfc
|
||||
#define URE_USB_BURST_SIZE 0xcfc0
|
||||
#define URE_USB_LPM_CONFIG 0xcfd8
|
||||
#define URE_USB_FW_CTRL 0xd334 /* RTL8153B */
|
||||
#define URE_USB_USB_CTRL 0xd406
|
||||
#define URE_USB_PHY_CTRL 0xd408
|
||||
#define URE_USB_TX_AGG 0xd40a
|
||||
#define URE_USB_RX_BUF_TH 0xd40c
|
||||
#define URE_USB_FW_TASK 0xd4e8 /* RTL8153B */
|
||||
#define URE_USB_USB_TIMER 0xd428
|
||||
#define URE_USB_RX_EARLY_AGG 0xd42c
|
||||
#define URE_USB_PM_CTRL_STATUS 0xd432
|
||||
#define URE_USB_RX_EARLY_SIZE 0xd42e
|
||||
#define URE_USB_PM_CTRL_STATUS 0xd432 /* RTL8153A */
|
||||
#define URE_USB_RX_EXTRA_AGG_TMR 0xd432 /* RTL8153B */
|
||||
#define URE_USB_TX_DMA 0xd434
|
||||
#define URE_USB_UPT_RXDMA_OWN 0xd437
|
||||
#define URE_USB_FC_TIMER 0xd340
|
||||
#define URE_USB_TOLERANCE 0xd490
|
||||
#define URE_USB_LPM_CTRL 0xd41a
|
||||
#define URE_USB_BMU_RESET 0xd4b0
|
||||
#define URE_USB_U1U2_TIMER 0xd4da
|
||||
#define URE_USB_UPS_CTRL 0xd800
|
||||
#define URE_USB_MISC_0 0xd81a
|
||||
#define URE_USB_POWER_CUT 0xd80a
|
||||
#define URE_USB_MISC_0 0xd81a
|
||||
#define URE_USB_AFE_CTRL2 0xd824
|
||||
#define URE_USB_WDT11_CTRL 0xe43c
|
||||
#define URE_USB_BP_BA URE_PLA_BP_BA
|
||||
#define URE_USB_BP_0 URE_PLA_BP_0
|
||||
#define URE_USB_BP_1 URE_PLA_BP_1
|
||||
#define URE_USB_BP_2 URE_PLA_BP_2
|
||||
#define URE_USB_BP_3 URE_PLA_BP_3
|
||||
#define URE_USB_BP_4 URE_PLA_BP_4
|
||||
#define URE_USB_BP_5 URE_PLA_BP_5
|
||||
#define URE_USB_BP_6 URE_PLA_BP_6
|
||||
#define URE_USB_BP_7 URE_PLA_BP_7
|
||||
#define URE_USB_BP_EN URE_PLA_BP_EN /* RTL8153A */
|
||||
#define URE_USB_BP_8 0xfc38 /* RTL8153B */
|
||||
#define URE_USB_BP_9 0xfc3a
|
||||
#define URE_USB_BP_10 0xfc3c
|
||||
#define URE_USB_BP_11 0xfc3e
|
||||
#define URE_USB_BP_12 0xfc40
|
||||
#define URE_USB_BP_13 0xfc42
|
||||
#define URE_USB_BP_14 0xfc44
|
||||
#define URE_USB_BP_15 0xfc46
|
||||
#define URE_USB_BP2_EN 0xfc48
|
||||
|
||||
|
||||
/* OCP Registers. */
|
||||
#define URE_OCP_ALDPS_CONFIG 0x2010
|
||||
@ -130,13 +181,19 @@
|
||||
#define URE_OCP_EEE_ADV 0xa5d0
|
||||
#define URE_OCP_EEE_LPABLE 0xa5d2
|
||||
#define URE_OCP_PHY_STATE 0xa708
|
||||
#define URE_OCP_PHY_PATCH_STAT 0xb800
|
||||
#define URE_OCP_PHY_PATCH_CMD 0xb820
|
||||
#define URE_OCP_PHY_LOCK 0xb82e
|
||||
#define URE_OCP_ADC_CFG 0xbc06
|
||||
|
||||
/* SRAM Register. */
|
||||
#define URE_SRAM_GREEN_CFG 0x8011
|
||||
#define URE_SRAM_LPF_CFG 0x8012
|
||||
#define URE_SRAM_GPHY_FW_VER 0x801e
|
||||
#define URE_SRAM_10M_AMP1 0x8080
|
||||
#define URE_SRAM_10M_AMP2 0x8082
|
||||
#define URE_SRAM_IMPEDANCE 0x8084
|
||||
#define URE_SRAM_PHY_LOCK 0xb82e
|
||||
|
||||
/* PLA_RCR */
|
||||
#define URE_RCR_AAP 0x00000001
|
||||
@ -189,6 +246,13 @@
|
||||
/* PLA_TCR1 */
|
||||
#define URE_VERSION_MASK 0x7cf0
|
||||
|
||||
/* PLA_MTPS */
|
||||
#define URE_MTPS_DEFAULT 96
|
||||
#define URE_MTPS_JUMBO 192
|
||||
|
||||
/* PLA_RSTTALLY */
|
||||
#define URE_TALLY_RESET 0x0001
|
||||
|
||||
/* PLA_CR */
|
||||
#define URE_CR_RST 0x10
|
||||
#define URE_CR_RE 0x08
|
||||
@ -225,6 +289,10 @@
|
||||
/* PAL_BDC_CR */
|
||||
#define URE_ALDPS_PROXY_MODE 0x0001
|
||||
|
||||
/* URE_PLA_CONFIG34 */
|
||||
#define URE_LINK_OFF_WAKE_EN 0x0008
|
||||
#define URE_LINK_ON_WAKE_EN 0x0010
|
||||
|
||||
/* PLA_CONFIG5 */
|
||||
#define URE_LAN_WAKE_EN 0x0002
|
||||
|
||||
@ -242,9 +310,11 @@
|
||||
#define URE_ALDPS_SPDWN_RATIO 0x0f87
|
||||
|
||||
/* PLA_MAC_PWR_CTRL2 */
|
||||
#define URE_MAC_CLK_SPDWN_EN 0x8000
|
||||
#define URE_EEE_SPDWN_RATIO 0x8007
|
||||
|
||||
/* PLA_MAC_PWR_CTRL3 */
|
||||
#define URE_PLA_MCU_SPDWN_EN 0x4000
|
||||
#define URE_PKT_AVAIL_SPDWN_EN 0x0100
|
||||
#define URE_SUSPEND_SPDWN_EN 0x0004
|
||||
#define URE_U1U2_SPDWN_EN 0x0002
|
||||
@ -276,6 +346,27 @@
|
||||
/* PLA_BOOT_CTRL */
|
||||
#define URE_AUTOLOAD_DONE 0x0002
|
||||
|
||||
/* PLA_SUSPEND_FLAG */
|
||||
#define URE_LINK_CHG_EVENT 0x01
|
||||
|
||||
/* PLA_INDICATE_FALG */
|
||||
#define URE_UPCOMING_RUNTIME_D3 0x01
|
||||
|
||||
/* PLA_EXTRA_STATUS */
|
||||
#define URE_POLL_LINK_CHG 0x0001
|
||||
#define URE_LINK_CHANGE_FLAG 0x0100
|
||||
#define URE_CUR_LINK_OK 0x8000
|
||||
|
||||
/* URE_PLA_PHYSTATUS */
|
||||
#define URE_PHYSTATUS_FDX 0x0001
|
||||
#define URE_PHYSTATUS_LINK 0x0002
|
||||
#define URE_PHYSTATUS_10MBPS 0x0004
|
||||
#define URE_PHYSTATUS_100MBPS 0x0008
|
||||
#define URE_PHYSTATUS_1000MBPS 0x0010
|
||||
#define URE_PHYSTATUS_500MBPS 0x0100
|
||||
#define URE_PHYSTATUS_1250MBPS 0x0200
|
||||
#define URE_PHYSTATUS_2500MBPS 0x0400
|
||||
|
||||
/* USB_USB2PHY */
|
||||
#define URE_USB2PHY_SUSPEND 0x0001
|
||||
#define URE_USB2PHY_L1 0x0002
|
||||
@ -295,6 +386,9 @@
|
||||
#define URE_STAT_SPEED_HIGH 0x0000
|
||||
#define URE_STAT_SPEED_FULL 0x0001
|
||||
|
||||
/* URE_USB_LPM_CONFIG */
|
||||
#define URE_LPM_U1U2_EN 0x0001
|
||||
|
||||
/* USB_TX_AGG */
|
||||
#define URE_TX_AGG_MAX_THRESHOLD 0x03
|
||||
|
||||
@ -302,17 +396,35 @@
|
||||
#define URE_RX_THR_SUPER 0x0c350180
|
||||
#define URE_RX_THR_HIGH 0x7a120180
|
||||
#define URE_RX_THR_SLOW 0xffff0180
|
||||
#define URE_RX_THR_B 0x00010001
|
||||
|
||||
/* USB_TX_DMA */
|
||||
#define URE_TEST_MODE_DISABLE 0x00000001
|
||||
#define URE_TX_SIZE_ADJUST1 0x00000100
|
||||
|
||||
/* USB_BMU_RESET */
|
||||
#define URE_BMU_RESET_EP_IN 0x01
|
||||
#define URE_BMU_RESET_EP_OUT 0x02
|
||||
|
||||
/* USB_UPT_RXDMA_OWN */
|
||||
#define URE_OWN_UPDATE 0x01
|
||||
#define URE_OWN_CLEAR 0x02
|
||||
|
||||
/* USB_FW_TASK */
|
||||
#define URE_FC_PATCH_TASK 0x0001
|
||||
|
||||
/* USB_UPS_CTRL */
|
||||
#define URE_POWER_CUT 0x0100
|
||||
|
||||
/* USB_PM_CTRL_STATUS */
|
||||
#define URE_RESUME_INDICATE 0x0001
|
||||
|
||||
/* USB_FW_CTRL */
|
||||
#define URE_FLOW_CTRL_PATCH_OPT 0x01
|
||||
|
||||
/* USB_FC_TIMER */
|
||||
#define URE_CTRL_TIMER_EN 0x8000
|
||||
|
||||
/* USB_USB_CTRL */
|
||||
#define URE_RX_AGG_DISABLE 0x0010
|
||||
#define URE_RX_ZERO_EN 0x0080
|
||||
@ -321,8 +433,10 @@
|
||||
#define URE_U2P3_ENABLE 0x0001
|
||||
|
||||
/* USB_POWER_CUT */
|
||||
#define URE_PWR_EN 0x0001
|
||||
#define URE_PWR_EN 0x0001
|
||||
#define URE_PHASE2_EN 0x0008
|
||||
#define URE_UPS_EN 0x0010
|
||||
#define URE_USP_PREWAKE 0x0020
|
||||
|
||||
/* USB_MISC_0 */
|
||||
#define URE_PCUT_STATUS 0x0001
|
||||
@ -355,6 +469,7 @@
|
||||
|
||||
/* OCP_PHY_STATUS */
|
||||
#define URE_PHY_STAT_MASK 0x0007
|
||||
#define URE_PHY_STAT_EXT_INIT 2
|
||||
#define URE_PHY_STAT_LAN_ON 3
|
||||
#define URE_PHY_STAT_PWRDN 5
|
||||
|
||||
@ -369,16 +484,37 @@
|
||||
|
||||
/* OCP_DOWN_SPEED */
|
||||
#define URE_EN_10M_BGOFF 0x0080
|
||||
#define URE_EN_10M_CLKDIV 0x0800
|
||||
#define URE_EN_EEE_100 0x1000
|
||||
#define URE_EN_EEE_1000 0x2000
|
||||
#define URE_EN_EEE_CMODE 0x4000
|
||||
|
||||
/* OCP_PHY_STATE */
|
||||
#define URE_TXDIS_STATE 0x01
|
||||
#define URE_ABD_STATE 0x02
|
||||
|
||||
/* OCP_PHY_PATCH_STAT */
|
||||
#define URE_PATCH_READY 0x40
|
||||
|
||||
/* OCP_PHY_PATCH_CMD */
|
||||
#define URE_PATCH_REQUEST 0x10
|
||||
|
||||
/* OCP_PHY_LOCK */
|
||||
#define URE_PATCH_LOCK 0x01
|
||||
|
||||
/* OCP_ADC_CFG */
|
||||
#define URE_CKADSEL_L 0x0100
|
||||
#define URE_ADC_EN 0x0080
|
||||
#define URE_EN_EMI_L 0x0040
|
||||
|
||||
/* SRAM_GREEN_CFG */
|
||||
#define URE_GREEN_ETH_EN 0x8000
|
||||
|
||||
/* SRAM_PHY_LOCK */
|
||||
#define URE_PHY_PATCH_LOCK 0x0001
|
||||
|
||||
#define URE_ADV_2500TFDX 0x0080
|
||||
|
||||
#define URE_MCU_TYPE_PLA 0x0100
|
||||
#define URE_MCU_TYPE_USB 0x0000
|
||||
|
||||
@ -423,44 +559,64 @@ struct ure_txpkt {
|
||||
#define URE_TKPKT_TX_LS (1 << 30)
|
||||
#define URE_TXPKT_LEN_MASK 0xffff
|
||||
uint32_t ure_csum;
|
||||
#define URE_L4_OFFSET_MAX 0x7ff
|
||||
#define URE_L4_OFFSET_SHIFT 17
|
||||
#define URE_L4_OFFSET_MAX 0x7ff
|
||||
#define URE_L4_OFFSET_SHIFT 17
|
||||
#define URE_TXPKT_VLAN_MASK 0xffff
|
||||
#define URE_TXPKT_VLAN (1 << 16)
|
||||
#define URE_TXPKT_IPV6_CS (1 << 28)
|
||||
#define URE_TXPKT_IPV4_CS (1 << 29)
|
||||
#define URE_TXPKT_TCP_CS (1 << 30)
|
||||
#define URE_TXPKT_UDP_CS (1 << 31)
|
||||
#define URE_TXPKT_VLAN (1 << 16)
|
||||
#define URE_TXPKT_IPV6_CS (1 << 28)
|
||||
#define URE_TXPKT_IPV4_CS (1 << 29)
|
||||
#define URE_TXPKT_TCP_CS (1 << 30)
|
||||
#define URE_TXPKT_UDP_CS (1 << 31)
|
||||
/* Lower 12 bits are the VLAN tag */
|
||||
} __packed;
|
||||
|
||||
#define URE_N_TRANSFER 4
|
||||
#define URE_TRANSFER_SIZE 16384
|
||||
#define URE_MAX_TX 4
|
||||
#define URE_MAX_RX 4
|
||||
|
||||
#define URE_TX_BUFSZ 16384
|
||||
#define URE_8152_RX_BUFSZ (16 * 1024)
|
||||
#define URE_8153_RX_BUFSZ (32 * 1024)
|
||||
#define URE_8156_RX_BUFSZ (48 * 1024)
|
||||
|
||||
|
||||
struct ure_softc {
|
||||
struct usb_ether sc_ue;
|
||||
struct ifmedia sc_ifmedia;
|
||||
struct mtx sc_mtx;
|
||||
struct usb_xfer *sc_rx_xfer[URE_N_TRANSFER];
|
||||
struct usb_xfer *sc_tx_xfer[URE_N_TRANSFER];
|
||||
struct usb_xfer *sc_rx_xfer[URE_MAX_RX];
|
||||
struct usb_xfer *sc_tx_xfer[URE_MAX_TX];
|
||||
|
||||
int sc_rxbufsz;
|
||||
int sc_rxstarted;
|
||||
|
||||
int sc_phyno;
|
||||
|
||||
u_int sc_flags;
|
||||
#define URE_FLAG_LINK 0x0001
|
||||
#define URE_FLAG_8152 0x1000 /* RTL8152 */
|
||||
#define URE_FLAG_8152 0x0100 /* RTL8152 */
|
||||
#define URE_FLAG_8153 0x0200 /* RTL8153 */
|
||||
#define URE_FLAG_8153B 0x0400 /* RTL8153B */
|
||||
#define URE_FLAG_8156 0x0800 /* RTL8156 */
|
||||
#define URE_FLAG_8156B 0x1000 /* RTL8156B */
|
||||
|
||||
u_int sc_chip;
|
||||
u_int sc_ver;
|
||||
#define URE_CHIP_VER_4C00 0x01
|
||||
#define URE_CHIP_VER_4C10 0x02
|
||||
#define URE_CHIP_VER_5C00 0x04
|
||||
#define URE_CHIP_VER_5C10 0x08
|
||||
#define URE_CHIP_VER_5C20 0x10
|
||||
#define URE_CHIP_VER_5C30 0x20
|
||||
#define URE_CHIP_VER_4C00 0x0001
|
||||
#define URE_CHIP_VER_4C10 0x0002
|
||||
#define URE_CHIP_VER_5C00 0x0004
|
||||
#define URE_CHIP_VER_5C10 0x0008
|
||||
#define URE_CHIP_VER_5C20 0x0010
|
||||
#define URE_CHIP_VER_5C30 0x0020
|
||||
#define URE_CHIP_VER_6000 0x0040
|
||||
#define URE_CHIP_VER_6010 0x0080
|
||||
#define URE_CHIP_VER_7020 0x0100
|
||||
#define URE_CHIP_VER_7030 0x0200
|
||||
#define URE_CHIP_VER_7400 0x0400
|
||||
#define URE_CHIP_VER_7410 0x0800
|
||||
};
|
||||
|
||||
#define URE_LOCK(_sc) mtx_lock(&(_sc)->sc_mtx)
|
||||
#define URE_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_mtx)
|
||||
#define URE_LOCK_ASSERT(_sc, t) mtx_assert(&(_sc)->sc_mtx, t)
|
||||
|
||||
#endif /* _IF_UREREG_H_ */
|
||||
|
||||
Loading…
Reference in New Issue
Block a user