Make the Alternate {I,D} TLB vector code actually work for virtual
addresses greater than 256M (the page size for region 6 and 7).
This commit is contained in:
parent
5312a8def5
commit
f8c1540f3d
Notes:
svn2git
2020-12-20 02:59:44 +00:00
svn path=/head/; revision=83912
@ -248,7 +248,7 @@ ia64_vector_table:
|
||||
;;
|
||||
dep r16=0,r16,50,14 // clear bits above PPN
|
||||
;;
|
||||
dep r16=r17,r17,0,12 // put pte bits in 0..11
|
||||
dep r16=r17,r16,0,12 // put pte bits in 0..11
|
||||
;;
|
||||
itc.i r16
|
||||
mov pr=r18,0x1ffff // restore predicates
|
||||
@ -271,7 +271,7 @@ ia64_vector_table:
|
||||
;;
|
||||
dep r16=0,r16,50,14 // clear bits above PPN
|
||||
;;
|
||||
dep r16=r17,r17,0,12 // put pte bits in 0..11
|
||||
dep r16=r17,r16,0,12 // put pte bits in 0..11
|
||||
;;
|
||||
itc.d r16
|
||||
mov pr=r18,0x1ffff // restore predicates
|
||||
|
@ -248,7 +248,7 @@ ia64_vector_table:
|
||||
;;
|
||||
dep r16=0,r16,50,14 // clear bits above PPN
|
||||
;;
|
||||
dep r16=r17,r17,0,12 // put pte bits in 0..11
|
||||
dep r16=r17,r16,0,12 // put pte bits in 0..11
|
||||
;;
|
||||
itc.i r16
|
||||
mov pr=r18,0x1ffff // restore predicates
|
||||
@ -271,7 +271,7 @@ ia64_vector_table:
|
||||
;;
|
||||
dep r16=0,r16,50,14 // clear bits above PPN
|
||||
;;
|
||||
dep r16=r17,r17,0,12 // put pte bits in 0..11
|
||||
dep r16=r17,r16,0,12 // put pte bits in 0..11
|
||||
;;
|
||||
itc.d r16
|
||||
mov pr=r18,0x1ffff // restore predicates
|
||||
|
Loading…
Reference in New Issue
Block a user