d/freebsd-dev
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

arm64: allwinner: Add new clock aw_clk_np

Browse Source 
This is a clock type present in Allwinner H6 where the formula is :
f = fparent * N / P

MFC after:	1 month
This commit is contained in:
Emmanuel Vadot 2019-10-14 21:47:20 +00:00
parent 59c7842efe
commit fcc82a8310
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=353525
6 changed files with 355 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sys/arm/allwinner/clkng/aw_ccung.c
View File

@ -316,6 +316,10 @@ aw_ccung_attach(device_t dev)
break;
case AW_CLK_MIPI:
aw_clk_mipi_register(sc->clkdom, sc->clks[i].clk.mipi);
break;
case AW_CLK_NP:
aw_clk_np_register(sc->clkdom, sc->clks[i].clk.np);
break;
}
}

3
sys/arm/allwinner/clkng/aw_ccung.h
View File

@ -35,6 +35,7 @@
#include <arm/allwinner/clkng/aw_clk_mipi.h>
#include <arm/allwinner/clkng/aw_clk_nkmp.h>
#include <arm/allwinner/clkng/aw_clk_nm.h>
#include <arm/allwinner/clkng/aw_clk_np.h>
#include <arm/allwinner/clkng/aw_clk_prediv_mux.h>
#include <arm/allwinner/clkng/aw_clk_frac.h>
#include <dev/extres/clk/clk_mux.h>
@ -52,6 +53,7 @@ enum aw_ccung_clk_type {
AW_CLK_FRAC,
AW_CLK_M,
AW_CLK_MIPI,
AW_CLK_NP,
};
struct aw_ccung_clk {
@ -66,6 +68,7 @@ struct aw_ccung_clk {
struct aw_clk_frac_def *frac;
struct aw_clk_m_def *m;
struct aw_clk_mipi_def *mipi;
struct aw_clk_np_def *np;
} clk;
};

29
sys/arm/allwinner/clkng/aw_clk.h
View File

@ -407,6 +407,35 @@ aw_clk_factor_get_value(struct aw_clk_factor *factor, uint32_t raw)
.flags = _flags, \
}
#define NP_CLK(_clkname, _id, _name, _pnames, \
_offset, \
_nshift, _nwidth, _nvalue, _nflags, \
_pshift, _pwidth, _pvalue, _pflags, \
_gate_shift, \
_lock, _lock_retries, \
_flags) \
static struct aw_clk_np_def _clkname = { \
.clkdef = { \
.id = _id, \
.name = _name, \
.parent_names = _pnames, \
.parent_cnt = nitems(_pnames), \
}, \
.offset = _offset, \
.n.shift = _nshift, \
.n.width = _nwidth, \
.n.value = _nvalue, \
.n.flags = _nflags, \
.p.shift = _pshift, \
.p.width = _pwidth, \
.p.value = _pvalue, \
.p.flags = _pflags, \
.gate_shift = _gate_shift, \
.lock_shift = _lock, \
.lock_retries = _lock_retries, \
.flags = _flags, \
}
#define PREDIV_CLK(_clkname, _id, _name, _pnames, \
_offset, \
_mux_shift, _mux_width, \

267
sys/arm/allwinner/clkng/aw_clk_np.c Normal file
View File

@ -0,0 +1,267 @@
/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2019 Emmanuel Vadot <manu@freebsd.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD$");
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <dev/extres/clk/clk.h>
#include <arm/allwinner/clkng/aw_clk.h>
#include <arm/allwinner/clkng/aw_clk_np.h>
#include "clkdev_if.h"
/*
* clknode for clocks matching the formula :
*
* clk = clkin * n / p
*
*/
struct aw_clk_np_sc {
uint32_t offset;
struct aw_clk_factor n;
struct aw_clk_factor p;
uint32_t gate_shift;
uint32_t lock_shift;
uint32_t lock_retries;
uint32_t flags;
};
#define WRITE4(_clk, off, val) \
CLKDEV_WRITE_4(clknode_get_device(_clk), off, val)
#define READ4(_clk, off, val) \
CLKDEV_READ_4(clknode_get_device(_clk), off, val)
#define DEVICE_LOCK(_clk) \
CLKDEV_DEVICE_LOCK(clknode_get_device(_clk))
#define DEVICE_UNLOCK(_clk) \
CLKDEV_DEVICE_UNLOCK(clknode_get_device(_clk))
static int
aw_clk_np_init(struct clknode *clk, device_t dev)
{
struct aw_clk_np_sc *sc;
sc = clknode_get_softc(clk);
clknode_init_parent_idx(clk, 0);
return (0);
}
static int
aw_clk_np_set_gate(struct clknode *clk, bool enable)
{
struct aw_clk_np_sc *sc;
uint32_t val;
sc = clknode_get_softc(clk);
if ((sc->flags & AW_CLK_HAS_GATE) == 0)
return (0);
DEVICE_LOCK(clk);
READ4(clk, sc->offset, &val);
if (enable)
val |= (1 << sc->gate_shift);
else
val &= ~(1 << sc->gate_shift);
WRITE4(clk, sc->offset, val);
DEVICE_UNLOCK(clk);
return (0);
}
static uint64_t
aw_clk_np_find_best(struct aw_clk_np_sc *sc, uint64_t fparent, uint64_t *fout,
uint32_t *factor_n, uint32_t *factor_p)
{
uint64_t cur, best;
uint32_t n, p, max_n, max_p, min_n, min_p;
*factor_n = *factor_p = 0;
max_n = aw_clk_factor_get_max(&sc->n);
max_p = aw_clk_factor_get_max(&sc->p);
min_n = aw_clk_factor_get_min(&sc->n);
min_p = aw_clk_factor_get_min(&sc->p);
for (p = min_p; p <= max_p; ) {
for (n = min_n; n <= max_n; ) {
cur = fparent * n / p;
if (abs(*fout - cur) < abs(*fout - best)) {
best = cur;
*factor_n = n;
*factor_p = p;
}
n++;
}
p++;
}
return (best);
}
static int
aw_clk_np_set_freq(struct clknode *clk, uint64_t fparent, uint64_t *fout,
int flags, int *stop)
{
struct aw_clk_np_sc *sc;
uint64_t cur, best;
uint32_t val, n, p, best_n, best_p;
int retry;
sc = clknode_get_softc(clk);
best = cur = 0;
best = aw_clk_np_find_best(sc, fparent, fout,
&best_n, &best_p);
if ((flags & CLK_SET_DRYRUN) != 0) {
*fout = best;
*stop = 1;
return (0);
}
if ((best < *fout) &&
((flags & CLK_SET_ROUND_DOWN) == 0)) {
*stop = 1;
return (ERANGE);
}
if ((best > *fout) &&
((flags & CLK_SET_ROUND_UP) == 0)) {
*stop = 1;
return (ERANGE);
}
DEVICE_LOCK(clk);
READ4(clk, sc->offset, &val);
n = aw_clk_factor_get_value(&sc->n, best_n);
p = aw_clk_factor_get_value(&sc->p, best_p);
val &= ~sc->n.mask;
val &= ~sc->p.mask;
val |= n << sc->n.shift;
val |= p << sc->p.shift;
WRITE4(clk, sc->offset, val);
DEVICE_UNLOCK(clk);
if ((sc->flags & AW_CLK_HAS_LOCK) != 0) {
for (retry = 0; retry < sc->lock_retries; retry++) {
READ4(clk, sc->offset, &val);
if ((val & (1 << sc->lock_shift)) != 0)
break;
DELAY(1000);
}
}
*fout = best;
*stop = 1;
return (0);
}
static int
aw_clk_np_recalc(struct clknode *clk, uint64_t *freq)
{
struct aw_clk_np_sc *sc;
uint32_t val, n, p;
sc = clknode_get_softc(clk);
DEVICE_LOCK(clk);
READ4(clk, sc->offset, &val);
DEVICE_UNLOCK(clk);
n = aw_clk_get_factor(val, &sc->n);
p = aw_clk_get_factor(val, &sc->p);
*freq = *freq * n / p;
return (0);
}
static clknode_method_t aw_np_clknode_methods[] = {
/* Device interface */
CLKNODEMETHOD(clknode_init, aw_clk_np_init),
CLKNODEMETHOD(clknode_set_gate, aw_clk_np_set_gate),
CLKNODEMETHOD(clknode_recalc_freq, aw_clk_np_recalc),
CLKNODEMETHOD(clknode_set_freq, aw_clk_np_set_freq),
CLKNODEMETHOD_END
};
DEFINE_CLASS_1(aw_np_clknode, aw_np_clknode_class, aw_np_clknode_methods,
sizeof(struct aw_clk_np_sc), clknode_class);
int
aw_clk_np_register(struct clkdom *clkdom, struct aw_clk_np_def *clkdef)
{
struct clknode *clk;
struct aw_clk_np_sc *sc;
clk = clknode_create(clkdom, &aw_np_clknode_class, &clkdef->clkdef);
if (clk == NULL)
return (1);
sc = clknode_get_softc(clk);
sc->offset = clkdef->offset;
sc->n.shift = clkdef->n.shift;
sc->n.width = clkdef->n.width;
sc->n.mask = ((1 << sc->n.width) - 1) << sc->n.shift;
sc->n.value = clkdef->n.value;
sc->n.flags = clkdef->n.flags;
sc->p.shift = clkdef->p.shift;
sc->p.width = clkdef->p.width;
sc->p.mask = ((1 << sc->p.width) - 1) << sc->p.shift;
sc->p.value = clkdef->p.value;
sc->p.flags = clkdef->p.flags;
sc->gate_shift = clkdef->gate_shift;
sc->lock_shift = clkdef->lock_shift;
sc->lock_retries = clkdef->lock_retries;
sc->flags = clkdef->flags;
clknode_register(clkdom, clk);
return (0);
}

51
sys/arm/allwinner/clkng/aw_clk_np.h Normal file
View File

@ -0,0 +1,51 @@
/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2019 Emmanuel Vadot <manu@freebsd.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#ifndef __AW_CLK_NP_H__
#define __AW_CLK_NP_H__
#include <dev/extres/clk/clk.h>
struct aw_clk_np_def {
struct clknode_init_def clkdef;
uint32_t offset;
struct aw_clk_factor n;
struct aw_clk_factor p;
uint32_t gate_shift;
uint32_t lock_shift;
uint32_t lock_retries;
uint32_t flags;
};
int aw_clk_np_register(struct clkdom *clkdom, struct aw_clk_np_def *clkdef);
#endif /* __AW_CLK_NP_H__ */

1
sys/conf/files.arm64
View File

@ -53,6 +53,7 @@ arm/allwinner/clkng/aw_clk_m.c optional aw_ccu fdt
arm/allwinner/clkng/aw_clk_mipi.c optional aw_ccu fdt
arm/allwinner/clkng/aw_clk_nkmp.c optional aw_ccu fdt
arm/allwinner/clkng/aw_clk_nm.c optional aw_ccu fdt
arm/allwinner/clkng/aw_clk_np.c optional aw_ccu fdt
arm/allwinner/clkng/aw_clk_prediv_mux.c optional aw_ccu fdt
arm/allwinner/clkng/ccu_a64.c optional soc_allwinner_a64 aw_ccu fdt
arm/allwinner/clkng/ccu_h3.c optional soc_allwinner_h5 aw_ccu fdt