02f00631b6
to prevent race over k0, k1 registers. - Update interrupts mask in saved status register for MipsUserIntr and MipsUserGenException. It might be modified by intr filter or ithread. |
||
---|---|---|
.. | ||
adm5120 | ||
alchemy | ||
atheros | ||
compile | ||
conf | ||
idt | ||
include | ||
malta | ||
mips | ||
sentry5 |