c9790125b5
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs, and is being used for CPU and OS research at several institutions. Sponsored by: DARPA, AFRL
5 lines
57 B
Plaintext
5 lines
57 B
Plaintext
# $FreeBSD$
|
|
files "../beri/files.beri"
|
|
|
|
cpu CPU_MIPS4KC
|