Nathan Whitehorn 8cf9d6cd7e Rework the way we get the cacheline size. Instead of having a table of ... CPUs known to use 128 byte cache lines and defaulting to 32, use the dcbz instruction to measure it. Also make dcbz behave the way you would expect on PPC 970.		2009-04-12 03:03:55 +00:00
..
aim	Rework the way we get the cacheline size. Instead of having a table of	2009-04-12 03:03:55 +00:00
booke	Implement kernel core dump support for Book-E processors.	2009-04-04 22:01:43 +00:00
compile
conf	Remove the uscanner(4) driver, this follows the removal of the kernel scanner	2009-03-19 20:33:26 +00:00
fpu
include	Rework the way we get the cacheline size. Instead of having a table of	2009-04-12 03:03:55 +00:00
mpc85xx	Make MPC85xx LAW handling and reset routines aware of the MPC8548 variant.	2009-03-13 06:28:20 +00:00
ofw	Add an Open Firmware access module for real-mode OF accesses to the PowerPC	2009-04-05 18:40:15 +00:00
powermac	Add support for 64-bit PowerPC CPUs operating in the 64-bit bridge mode	2009-04-04 00:22:44 +00:00
powerpc	Fix KBI breakage by r190520 which affects older linux.ko binaries:	2009-04-05 09:27:19 +00:00
psim