b0f865c1f3
halt state that minimizes power consumption while still preserving cache and TLB coherency. Halting the processor is not conditional at this time. Tested with UP and SMP kernels. |
||
---|---|---|
.. | ||
acpica | ||
compile | ||
conf | ||
ia32 | ||
ia64 | ||
include | ||
isa | ||
pci |