Andrew Turner 0b976be033 Disable superpage use for stage 2 arm64 mappings ... When modifying a stage 2 mapping we may need to call into the hypervisor to invalidate the TLB. Until it is known if the cost of this operation is less than the performance gains superpages offers disable their use. Reviewed by: kib. markj Sponsored by: Innovate UK Sponsored by: The FreeBSD Foundation Differential Revision: https://reviews.freebsd.org/D37299		2022-11-15 12:33:39 +00:00
..
acpica	acpica: Merge ACPICA 20221020	2022-10-27 22:04:32 -04:00
arm64	Disable superpage use for stage 2 arm64 mappings	2022-11-15 12:33:39 +00:00
broadcom	genet: add another case where headers need pullup	2022-10-29 07:52:57 -05:00
cavium
conf	Enable hyperv in the arm64 NOTES	2022-11-03 15:49:49 +00:00
coresight	arm64: coresight: fix the build without FDT	2022-09-29 14:33:33 -05:00
freescale/imx
include	arm64: Disable per-thread stack-smashing protection in data_abort()	2022-11-07 16:05:58 -05:00
intel
iommu	iommu_gas: Eliminate redundant parameters and push down lock acquisition	2022-07-30 14:28:48 -05:00
linux	sys: use .S for assembly language files that use the preprocessor	2022-11-02 10:29:00 -04:00
nvidia/tegra210	sys: Nuke double-semicolons	2022-11-02 09:34:20 -06:00
qoriq	Include sys/malloc.h directly in the qoriq clock	2022-11-03 09:45:47 +00:00
qualcomm
rockchip	Fix a rk356x pinctrl register offset	2022-11-11 08:34:48 +00:00