Emmanuel Vadot 595d5338fa arm64: rockchip: Don't always put PLL to normal mode ... We used to put every PLL in normal mode (meaning that the output would be the result of the PLL configuration) instead of slow mode (the output is equal to the external oscillator frequency, 24-26Mhz) but this doesn't work for most of the PLLs as when we put them into normal mode the registers configuring the output frequency haven't been set. Add a normal_mode member in clk_pll_def/clk_pll_sc struct and if it's true we then set the PLL to normal mode. For now only set it to the LPLL and BPLL (Little cluster PLL and Big cluster PLL respectively). Reviewed by: ganbold Differential Revision: https://reviews.freebsd.org/D20174		2019-05-10 16:45:17 +00:00
..
clk	arm64: rockchip: Don't always put PLL to normal mode	2019-05-10 16:45:17 +00:00
if_dwc_rk.c	arm64/rockchip: add RK3399 support	2018-12-01 20:28:16 +00:00
rk805.c	arm64: rockchip: rk805: Map the regulator	2019-02-26 13:18:14 +00:00
rk805reg.h	arm64: rockchip: rk805: Map the regulator	2019-02-26 13:18:14 +00:00
rk_gpio.c	rk_gpio: Read the correct register for gpio read	2018-06-20 14:46:07 +00:00
rk_grf.c	arm64/rockchip: add RK3399 support	2018-12-01 20:28:16 +00:00
rk_i2c.c	arm64: rockchip: rk_i2c: Use correct clock	2018-12-01 20:29:42 +00:00
rk_pinctrl.c	arm64: rockchip: rk_pinctrl: Fix two banks in RK3328	2019-02-26 15:29:16 +00:00