04b6fa8330
facilities as well as support for the Octeon 2 family of SoCs.
XXX Note that with our antediluvian assembler, we can't support some Octeon 2
instructions and fall back to using the old ones instead.
164 lines
4.8 KiB
C
164 lines
4.8 KiB
C
/***********************license start***************
|
|
* Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights
|
|
* reserved.
|
|
*
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
*
|
|
* * Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials provided
|
|
* with the distribution.
|
|
|
|
* * Neither the name of Cavium Networks nor the names of
|
|
* its contributors may be used to endorse or promote products
|
|
* derived from this software without specific prior written
|
|
* permission.
|
|
|
|
* This Software, including technical data, may be subject to U.S. export control
|
|
* laws, including the U.S. Export Administration Act and its associated
|
|
* regulations, and may be subject to export or import regulations in other
|
|
* countries.
|
|
|
|
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
|
|
* AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR
|
|
* WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
|
|
* THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
|
|
* DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
|
|
* SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
|
|
* MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
|
|
* VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
|
|
* CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT OF USE OR
|
|
* PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
|
|
***********************license end**************************************/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
* @file
|
|
*
|
|
* This file provides support for the processor local scratch memory.
|
|
* Scratch memory is byte addressable - all addresses are byte addresses.
|
|
*
|
|
*
|
|
* <hr>$Revision: 49448 $<hr>
|
|
*
|
|
*
|
|
*/
|
|
|
|
|
|
#ifndef __CVMX_SCRATCH_H__
|
|
#define __CVMX_SCRATCH_H__
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Note: This define must be a long, not a long long in order to compile
|
|
without warnings for both 32bit and 64bit. */
|
|
#define CVMX_SCRATCH_BASE (-32768l) /* 0xffffffffffff8000 */
|
|
|
|
|
|
/**
|
|
* Reads an 8 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to read from
|
|
*
|
|
* @return value read
|
|
*/
|
|
static inline uint8_t cvmx_scratch_read8(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint8_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
/**
|
|
* Reads a 16 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to read from
|
|
*
|
|
* @return value read
|
|
*/
|
|
static inline uint16_t cvmx_scratch_read16(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint16_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
/**
|
|
* Reads a 32 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to read from
|
|
*
|
|
* @return value read
|
|
*/
|
|
static inline uint32_t cvmx_scratch_read32(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint32_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
/**
|
|
* Reads a 64 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to read from
|
|
*
|
|
* @return value read
|
|
*/
|
|
static inline uint64_t cvmx_scratch_read64(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint64_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
* Writes an 8 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to write to
|
|
* @param value value to write
|
|
*/
|
|
static inline void cvmx_scratch_write8(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint8_t, CVMX_SCRATCH_BASE + address) = (uint8_t)value;
|
|
}
|
|
/**
|
|
* Writes a 32 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to write to
|
|
* @param value value to write
|
|
*/
|
|
static inline void cvmx_scratch_write16(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint16_t, CVMX_SCRATCH_BASE + address) = (uint16_t)value;
|
|
}
|
|
/**
|
|
* Writes a 16 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to write to
|
|
* @param value value to write
|
|
*/
|
|
static inline void cvmx_scratch_write32(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint32_t, CVMX_SCRATCH_BASE + address) = (uint32_t)value;
|
|
}
|
|
/**
|
|
* Writes a 64 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @param address byte address to write to
|
|
* @param value value to write
|
|
*/
|
|
static inline void cvmx_scratch_write64(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint64_t, CVMX_SCRATCH_BASE + address) = value;
|
|
}
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __CVMX_SCRATCH_H__ */
|