b5b28fc9dc
commit level triggered interrupts would work as long as the pin was not shared among multiple interrupt sources. The vlapic now keeps track of level triggered interrupts in the trigger mode register and will forward the EOI for a level triggered interrupt to the vioapic. The vioapic in turn uses the EOI to sample the level on the pin and re-inject the vector if the pin is still asserted. The vhpet is the first consumer of level triggered interrupts and advertises that it can generate interrupts on pins 20 through 23 of the vioapic. Discussed with: grehan@
66 lines
2.4 KiB
C
66 lines
2.4 KiB
C
/*-
|
|
* Copyright (c) 2011 NetApp, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _VMM_KTR_H_
|
|
#define _VMM_KTR_H_
|
|
|
|
#include <sys/ktr.h>
|
|
#include <sys/pcpu.h>
|
|
|
|
#ifndef KTR_VMM
|
|
#define KTR_VMM KTR_GEN
|
|
#endif
|
|
|
|
#define VCPU_CTR0(vm, vcpuid, format) \
|
|
CTR2(KTR_VMM, "vm %s[%d]: " format, vm_name((vm)), (vcpuid))
|
|
|
|
#define VCPU_CTR1(vm, vcpuid, format, p1) \
|
|
CTR3(KTR_VMM, "vm %s[%d]: " format, vm_name((vm)), (vcpuid), (p1))
|
|
|
|
#define VCPU_CTR2(vm, vcpuid, format, p1, p2) \
|
|
CTR4(KTR_VMM, "vm %s[%d]: " format, vm_name((vm)), (vcpuid), (p1), (p2))
|
|
|
|
#define VCPU_CTR3(vm, vcpuid, format, p1, p2, p3) \
|
|
CTR5(KTR_VMM, "vm %s[%d]: " format, vm_name((vm)), (vcpuid), (p1), (p2), (p3))
|
|
|
|
#define VM_CTR0(vm, format) \
|
|
CTR1(KTR_VMM, "vm %s: " format, vm_name((vm)))
|
|
|
|
#define VM_CTR1(vm, format, p1) \
|
|
CTR2(KTR_VMM, "vm %s: " format, vm_name((vm)), (p1))
|
|
|
|
#define VM_CTR2(vm, format, p1, p2) \
|
|
CTR3(KTR_VMM, "vm %s: " format, vm_name((vm)), (p1), (p2))
|
|
|
|
#define VM_CTR3(vm, format, p1, p2, p3) \
|
|
CTR4(KTR_VMM, "vm %s: " format, vm_name((vm)), (p1), (p2), (p3))
|
|
|
|
#define VM_CTR4(vm, format, p1, p2, p3, p4) \
|
|
CTR5(KTR_VMM, "vm %s: " format, vm_name((vm)), (p1), (p2), (p3), (p4))
|
|
#endif
|