679e9f79b1
and the Z8530 drivers used the I/O address as a quick and dirty way to determine which channel they operated on, but formalizing this by introducing iobase is not a solution. How for example would a driver know which channel it controls for a multi-channel UART that only has a single I/O range? Instead, add an explicit field, called chan, to struct uart_bas that holds the channel within a device, or 0 otherwise. The chan field is initialized both by the system device probing (i.e. a system console) or it is passed down to uart_bus_probe() by any of the bus front-ends. As such, it impacts all platforms and bus drivers and makes it a rather large commit. Remove the use of iobase in uart_cpu_eqres() for pc98. It is expected that platforms have the capability to compare tag and handle pairs for equality; as to determine whether two pairs access the same device or not. The use of iobase for pc98 makes it impossible to formalize this and turn it into a real newbus function later. This commit reverts uart_cpu_eqres() for pc98 to an unimplemented function. It has to be reimplemented using only the tag and handle fields in struct uart_bas. Rewrite the SAB82532 and Z8530 drivers to use the chan field in struct uart_bas. Remove the IS_CHANNEL_A and IS_CHANNEL_B macros. We don't need to abstract anything anymore. Discussed with: nyan Tested on: i386, ia64, sparc64
145 lines
4.2 KiB
C
145 lines
4.2 KiB
C
/*
|
|
* Copyright (c) 2003 Marcel Moolenaar
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
|
|
#include <machine/bootinfo.h>
|
|
#include <machine/bus.h>
|
|
#include <machine/dig64.h>
|
|
#include <machine/vmparam.h>
|
|
|
|
#include <dev/uart/uart.h>
|
|
#include <dev/uart/uart_cpu.h>
|
|
|
|
static int dig64_to_uart_parity[] = {
|
|
UART_PARITY_NONE, UART_PARITY_NONE, UART_PARITY_EVEN,
|
|
UART_PARITY_ODD, UART_PARITY_MARK, UART_PARITY_SPACE
|
|
};
|
|
|
|
int
|
|
uart_cpu_eqres(struct uart_bas *b1, struct uart_bas *b2)
|
|
{
|
|
|
|
return ((b1->bsh == b2->bsh && b1->bst == b2->bst) ? 1 : 0);
|
|
}
|
|
|
|
int
|
|
uart_cpu_getdev(int devtype, struct uart_devinfo *di)
|
|
{
|
|
struct dig64_hcdp_table *tbl;
|
|
struct dig64_hcdp_entry *ent;
|
|
bus_addr_t addr;
|
|
unsigned int i, ivar;
|
|
|
|
/*
|
|
* Use the DIG64 HCDP table if present.
|
|
*/
|
|
if (bootinfo.bi_hcdp != 0) {
|
|
tbl = (void*)IA64_PHYS_TO_RR7(bootinfo.bi_hcdp);
|
|
for (i = 0; i < tbl->entries; i++) {
|
|
ent = tbl->entry + i;
|
|
|
|
if (devtype == UART_DEV_CONSOLE &&
|
|
ent->type != DIG64_HCDP_CONSOLE)
|
|
continue;
|
|
|
|
if (devtype == UART_DEV_DBGPORT &&
|
|
ent->type != DIG64_HCDP_DBGPORT)
|
|
continue;
|
|
|
|
addr = ent->address.addr_high;
|
|
addr = (addr << 32) + ent->address.addr_low;
|
|
di->ops = uart_ns8250_ops;
|
|
di->bas.chan = 0;
|
|
di->bas.bst = (ent->address.addr_space == 0)
|
|
? IA64_BUS_SPACE_MEM : IA64_BUS_SPACE_IO;
|
|
if (bus_space_map(di->bas.bst, addr, 8, 0,
|
|
&di->bas.bsh) != 0)
|
|
continue;
|
|
di->bas.regshft = 0;
|
|
di->bas.rclk = ent->pclock << 4;
|
|
/* We don't deal with 64-bit baud rates. */
|
|
di->baudrate = ent->baud_low;
|
|
di->databits = ent->databits;
|
|
di->stopbits = ent->stopbits;
|
|
di->parity = (ent->parity >= 6) ? UART_PARITY_NONE
|
|
: dig64_to_uart_parity[ent->parity];
|
|
return (0);
|
|
}
|
|
|
|
/* FALLTHROUGH */
|
|
}
|
|
|
|
/*
|
|
* Scan the hints for backward compatibility. We only try units
|
|
* 0 to 3 (inclusive). This covers the ISA legacy where 4 UARTs
|
|
* had their resources predefined.
|
|
*/
|
|
for (i = 0; i < 4; i++) {
|
|
if (resource_int_value("uart", i, "flags", &ivar))
|
|
continue;
|
|
if (devtype == UART_DEV_CONSOLE && !UART_FLAGS_CONSOLE(ivar))
|
|
continue;
|
|
if (devtype == UART_DEV_DBGPORT && !UART_FLAGS_DBGPORT(ivar))
|
|
continue;
|
|
/*
|
|
* We have a possible device. Make sure it's enabled and
|
|
* that we have an I/O port.
|
|
*/
|
|
if (resource_int_value("uart", i, "disabled", &ivar) == 0 &&
|
|
ivar != 0)
|
|
continue;
|
|
if (resource_int_value("uart", i, "port", &ivar) != 0 ||
|
|
ivar == 0)
|
|
continue;
|
|
/*
|
|
* Got it. Fill in the instance and return it. We only have
|
|
* ns8250 and successors on i386.
|
|
*/
|
|
di->ops = uart_ns8250_ops;
|
|
di->bas.chan = 0;
|
|
di->bas.bst = IA64_BUS_SPACE_IO;
|
|
if (bus_space_map(di->bas.bst, ivar, 8, 0, &di->bas.bsh) != 0)
|
|
continue;
|
|
di->bas.regshft = 0;
|
|
di->bas.rclk = 0;
|
|
if (resource_int_value("uart", i, "baud", &ivar) != 0)
|
|
ivar = 0;
|
|
di->baudrate = ivar;
|
|
di->databits = 8;
|
|
di->stopbits = 1;
|
|
di->parity = UART_PARITY_NONE;
|
|
return (0);
|
|
}
|
|
|
|
return (ENXIO);
|
|
}
|