197 lines
6.9 KiB
C
197 lines
6.9 KiB
C
/*-
|
|
* Copyright (c) 1997, 1998, 1999, 2000-2003
|
|
* Bill Paul <wpaul@windriver.com>. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Bill Paul.
|
|
* 4. Neither the name of the author nor the names of any co-contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
|
* THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/*
|
|
* Definitions for the ASIX Electronics AX88172, AX88178
|
|
* and AX88772 to ethernet controllers.
|
|
*/
|
|
|
|
/*
|
|
* Vendor specific commands. ASIX conveniently doesn't document the 'set
|
|
* NODEID' command in their datasheet (thanks a lot guys).
|
|
* To make handling these commands easier, I added some extra data which is
|
|
* decided by the axe_cmd() routine. Commands are encoded in 16 bits, with
|
|
* the format: LDCC. L and D are both nibbles in the high byte. L represents
|
|
* the data length (0 to 15) and D represents the direction (0 for vendor read,
|
|
* 1 for vendor write). CC is the command byte, as specified in the manual.
|
|
*/
|
|
|
|
#define AXE_CMD_IS_WRITE(x) (((x) & 0x0F00) >> 8)
|
|
#define AXE_CMD_LEN(x) (((x) & 0xF000) >> 12)
|
|
#define AXE_CMD_CMD(x) ((x) & 0x00FF)
|
|
|
|
#define AXE_172_CMD_READ_RXTX_SRAM 0x2002
|
|
#define AXE_182_CMD_READ_RXTX_SRAM 0x8002
|
|
#define AXE_172_CMD_WRITE_RX_SRAM 0x0103
|
|
#define AXE_182_CMD_WRITE_RXTX_SRAM 0x8103
|
|
#define AXE_172_CMD_WRITE_TX_SRAM 0x0104
|
|
#define AXE_CMD_MII_OPMODE_SW 0x0106
|
|
#define AXE_CMD_MII_READ_REG 0x2007
|
|
#define AXE_CMD_MII_WRITE_REG 0x2108
|
|
#define AXE_CMD_MII_READ_OPMODE 0x1009
|
|
#define AXE_CMD_MII_OPMODE_HW 0x010A
|
|
#define AXE_CMD_SROM_READ 0x200B
|
|
#define AXE_CMD_SROM_WRITE 0x010C
|
|
#define AXE_CMD_SROM_WR_ENABLE 0x010D
|
|
#define AXE_CMD_SROM_WR_DISABLE 0x010E
|
|
#define AXE_CMD_RXCTL_READ 0x200F
|
|
#define AXE_CMD_RXCTL_WRITE 0x0110
|
|
#define AXE_CMD_READ_IPG012 0x3011
|
|
#define AXE_172_CMD_WRITE_IPG0 0x0112
|
|
#define AXE_178_CMD_WRITE_IPG012 0x0112
|
|
#define AXE_172_CMD_WRITE_IPG1 0x0113
|
|
#define AXE_178_CMD_READ_NODEID 0x6013
|
|
#define AXE_172_CMD_WRITE_IPG2 0x0114
|
|
#define AXE_178_CMD_WRITE_NODEID 0x6114
|
|
#define AXE_CMD_READ_MCAST 0x8015
|
|
#define AXE_CMD_WRITE_MCAST 0x8116
|
|
#define AXE_172_CMD_READ_NODEID 0x6017
|
|
#define AXE_172_CMD_WRITE_NODEID 0x6118
|
|
|
|
#define AXE_CMD_READ_PHYID 0x2019
|
|
#define AXE_172_CMD_READ_MEDIA 0x101A
|
|
#define AXE_178_CMD_READ_MEDIA 0x201A
|
|
#define AXE_CMD_WRITE_MEDIA 0x011B
|
|
#define AXE_CMD_READ_MONITOR_MODE 0x101C
|
|
#define AXE_CMD_WRITE_MONITOR_MODE 0x011D
|
|
#define AXE_CMD_READ_GPIO 0x101E
|
|
#define AXE_CMD_WRITE_GPIO 0x011F
|
|
|
|
#define AXE_CMD_SW_RESET_REG 0x0120
|
|
#define AXE_CMD_SW_PHY_STATUS 0x0021
|
|
#define AXE_CMD_SW_PHY_SELECT 0x0122
|
|
|
|
#define AXE_SW_RESET_CLEAR 0x00
|
|
#define AXE_SW_RESET_RR 0x01
|
|
#define AXE_SW_RESET_RT 0x02
|
|
#define AXE_SW_RESET_PRTE 0x04
|
|
#define AXE_SW_RESET_PRL 0x08
|
|
#define AXE_SW_RESET_BZ 0x10
|
|
#define AXE_SW_RESET_IPRL 0x20
|
|
#define AXE_SW_RESET_IPPD 0x40
|
|
|
|
/* AX88178 documentation says to always write this bit... */
|
|
#define AXE_178_RESET_MAGIC 0x40
|
|
|
|
#define AXE_178_MEDIA_GMII 0x0001
|
|
#define AXE_MEDIA_FULL_DUPLEX 0x0002
|
|
#define AXE_172_MEDIA_TX_ABORT_ALLOW 0x0004
|
|
|
|
/* AX88178/88772 documentation says to always write 1 to bit 2 */
|
|
#define AXE_178_MEDIA_MAGIC 0x0004
|
|
/* AX88772 documentation says to always write 0 to bit 3 */
|
|
#define AXE_178_MEDIA_ENCK 0x0008
|
|
#define AXE_172_MEDIA_FLOW_CONTROL_EN 0x0010
|
|
#define AXE_178_MEDIA_RXFLOW_CONTROL_EN 0x0010
|
|
#define AXE_178_MEDIA_TXFLOW_CONTROL_EN 0x0020
|
|
#define AXE_178_MEDIA_JUMBO_EN 0x0040
|
|
#define AXE_178_MEDIA_LTPF_ONLY 0x0080
|
|
#define AXE_178_MEDIA_RX_EN 0x0100
|
|
#define AXE_178_MEDIA_100TX 0x0200
|
|
#define AXE_178_MEDIA_SBP 0x0800
|
|
#define AXE_178_MEDIA_SUPERMAC 0x1000
|
|
|
|
#define AXE_RXCMD_PROMISC 0x0001
|
|
#define AXE_RXCMD_ALLMULTI 0x0002
|
|
#define AXE_172_RXCMD_UNICAST 0x0004
|
|
#define AXE_178_RXCMD_KEEP_INVALID_CRC 0x0004
|
|
#define AXE_RXCMD_BROADCAST 0x0008
|
|
#define AXE_RXCMD_MULTICAST 0x0010
|
|
#define AXE_RXCMD_ENABLE 0x0080
|
|
#define AXE_178_RXCMD_MFB_MASK 0x0300
|
|
#define AXE_178_RXCMD_MFB_2048 0x0000
|
|
#define AXE_178_RXCMD_MFB_4096 0x0100
|
|
#define AXE_178_RXCMD_MFB_8192 0x0200
|
|
#define AXE_178_RXCMD_MFB_16384 0x0300
|
|
|
|
#define AXE_PHY_SEL_PRI 1
|
|
#define AXE_PHY_SEL_SEC 0
|
|
#define AXE_PHY_TYPE_MASK 0xE0
|
|
#define AXE_PHY_TYPE_SHIFT 5
|
|
#define AXE_PHY_TYPE(x) \
|
|
(((x) & AXE_PHY_TYPE_MASK) >> AXE_PHY_TYPE_SHIFT)
|
|
|
|
#define PHY_TYPE_100_HOME 0 /* 10/100 or 1M HOME PHY */
|
|
#define PHY_TYPE_GIG 1 /* Gigabit PHY */
|
|
#define PHY_TYPE_SPECIAL 4 /* Special case */
|
|
#define PHY_TYPE_RSVD 5 /* Reserved */
|
|
#define PHY_TYPE_NON_SUP 7 /* Non-supported PHY */
|
|
|
|
#define AXE_PHY_NO_MASK 0x1F
|
|
#define AXE_PHY_NO(x) ((x) & AXE_PHY_NO_MASK)
|
|
|
|
#define AXE_772_PHY_NO_EPHY 0x10 /* Embedded 10/100 PHY of AX88772 */
|
|
|
|
#define AXE_BULK_BUF_SIZE 16384 /* bytes */
|
|
|
|
#define AXE_CTL_READ 0x01
|
|
#define AXE_CTL_WRITE 0x02
|
|
|
|
#define AXE_CONFIG_IDX 0 /* config number 1 */
|
|
#define AXE_IFACE_IDX 0
|
|
|
|
struct axe_sframe_hdr {
|
|
uint16_t len;
|
|
uint16_t ilen;
|
|
} __packed;
|
|
|
|
#define GET_MII(sc) uether_getmii(&(sc)->sc_ue)
|
|
|
|
/* The interrupt endpoint is currently unused by the ASIX part. */
|
|
enum {
|
|
AXE_BULK_DT_WR,
|
|
AXE_BULK_DT_RD,
|
|
AXE_INTR_DT_RD,
|
|
AXE_N_TRANSFER,
|
|
};
|
|
|
|
struct axe_softc {
|
|
struct usb_ether sc_ue;
|
|
struct mtx sc_mtx;
|
|
struct usb_xfer *sc_xfer[AXE_N_TRANSFER];
|
|
int sc_phyno;
|
|
|
|
int sc_flags;
|
|
#define AXE_FLAG_LINK 0x0001
|
|
#define AXE_FLAG_772 0x1000 /* AX88772 */
|
|
#define AXE_FLAG_178 0x2000 /* AX88178 */
|
|
|
|
uint8_t sc_ipgs[3];
|
|
uint8_t sc_phyaddrs[2];
|
|
};
|
|
|
|
#define AXE_LOCK(_sc) mtx_lock(&(_sc)->sc_mtx)
|
|
#define AXE_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_mtx)
|
|
#define AXE_LOCK_ASSERT(_sc, t) mtx_assert(&(_sc)->sc_mtx, t)
|