45d426a34e
mips32r2 and mips64r2 (and close relatives) processors. There presently is support for ADMtek ADM5120, A mips 4Kc in a malta board, the RB533 routerboard (based on IDT RC32434) and some preliminary support for sibtye/broadcom designs. Other hardware support will be forthcomcing. This port boots multiuser under gxemul emulating the malta board and also bootstraps on the hardware whose support is forthcoming... Oleksandr Tymoshenko, Wojciech Koszek, Warner Losh, Olivier Houchard, Randall Stewert and others that have contributed to the mips2 and/or mips2-jnpr perforce branches. Juniper contirbuted a generic mips port late in the life cycle of the misp2 branch. Warner Losh merged the mips2 and Juniper code bases, and others list above have worked for the past several months to get to multiuser. In addition, the mips2 work owe a debt to the trail blazing efforts of the original mips branch in perforce done by Juli Mallett.
40 lines
846 B
C
40 lines
846 B
C
/*
|
|
* Garrett Wollman, September 1994.
|
|
* This file is in the public domain.
|
|
* Kernel interface to machine-dependent clock driver.
|
|
*
|
|
* JNPR: clock.h,v 1.6.2.1 2007/08/29 09:36:05 girish
|
|
* from: src/sys/alpha/include/clock.h,v 1.5 1999/12/29 04:27:55 peter
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_CLOCK_H_
|
|
#define _MACHINE_CLOCK_H_
|
|
|
|
#include <sys/bus.h>
|
|
|
|
#ifdef _KERNEL
|
|
|
|
extern int cpu_clock;
|
|
|
|
extern uint32_t clockintr(uint32_t, struct clockframe *);
|
|
|
|
#define wall_cmos_clock 0
|
|
#define adjkerntz 0
|
|
|
|
/*
|
|
* Default is to assume a CPU pipeline clock of 100Mhz, and
|
|
* that CP0_COUNT increments every 2 cycles.
|
|
*/
|
|
#define MIPS_DEFAULT_HZ (100 * 1000 * 1000)
|
|
|
|
void mips_timer_early_init(uint64_t clock_hz);
|
|
void mips_timer_init_params(uint64_t, int);
|
|
|
|
extern uint64_t counter_freq;
|
|
extern int clocks_running;
|
|
|
|
#endif
|
|
|
|
#endif /* !_MACHINE_CLOCK_H_ */
|