5420071d39
Add e6000sw driver supporting Marvell 88E6352, 88E6172, 88E6176 switches. It needs to be attached to mdio interface, exporting SMI access functionality. e6000sw supports port-based VLAN configuration, per-port media changing, accessing PHY and switch registers. e6000sw attaches miibuses and PHY drivers as children. Instead of typical tick as callout, kthread-based tick is used. This combined with SX locks allows MDIO read/write calls to sleep. It is expected, because this hardware requires long delays in SMI read/write procedures, which can not be handled by busy-waiting. Reviewed by: adrian Obtained from: Semihalf Submitted by: Bartosz Szczepanek <bsz@semihalf.com> Differential revision: https://reviews.freebsd.org/D3902
186 lines
4.8 KiB
C
186 lines
4.8 KiB
C
/*-
|
|
* Copyright (c) 2015 Semihalf
|
|
* Copyright (c) 2015 Stormshield
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#ifndef _E6000SWREG_H_
|
|
#define _E6000SWREG_H_
|
|
|
|
struct atu_opt {
|
|
uint16_t mac_01;
|
|
uint16_t mac_23;
|
|
uint16_t mac_45;
|
|
uint16_t fid;
|
|
};
|
|
|
|
/*
|
|
* Definitions for the Marvell 88E6000 series Ethernet Switch.
|
|
*/
|
|
|
|
#define CPU_PORT 0x5
|
|
|
|
/*
|
|
* Switch Registers
|
|
*/
|
|
#define REG_GLOBAL 0x1b
|
|
#define REG_GLOBAL2 0x1c
|
|
#define REG_PORT(p) (0x10 + (p))
|
|
|
|
#define REG_NUM_MAX 31
|
|
|
|
/*
|
|
* Per-Port Switch Registers
|
|
*/
|
|
#define PORT_STATUS 0x0
|
|
#define PSC_CONTROL 0x1
|
|
#define SWITCH_ID 0x3
|
|
#define PORT_CONTROL 0x4
|
|
#define PORT_CONTROL_1 0x5
|
|
#define PORT_VLAN_MAP 0x6
|
|
#define PORT_VID 0x7
|
|
#define PORT_ASSOCIATION_VECTOR 0xb
|
|
#define PORT_ATU_CTRL 0xc
|
|
#define RX_COUNTER 0x12
|
|
#define TX_COUNTER 0x13
|
|
|
|
#define PORT_VID_DEF_VID 0
|
|
#define PORT_VID_DEF_VID_MASK 0xfff
|
|
#define PORT_VID_PRIORITY_MASK 0xc00
|
|
|
|
#define PORT_CONTROL_ENABLE 0x3
|
|
|
|
/* PORT_VLAN fields */
|
|
#define PORT_VLAN_MAP_TABLE_MASK 0x7f
|
|
#define PORT_VLAN_MAP_FID 12
|
|
#define PORT_VLAN_MAP_FID_MASK 0xf000
|
|
/*
|
|
* Switch Global Register 1 accessed via REG_GLOBAL_ADDR
|
|
*/
|
|
#define SWITCH_GLOBAL_STATUS 0
|
|
#define SWITCH_GLOBAL_CONTROL 4
|
|
#define SWITCH_GLOBAL_CONTROL2 28
|
|
|
|
#define MONITOR_CONTROL 26
|
|
|
|
/* ATU operation */
|
|
#define ATU_FID 1
|
|
#define ATU_CONTROL 10
|
|
#define ATU_OPERATION 11
|
|
#define ATU_DATA 12
|
|
#define ATU_MAC_ADDR01 13
|
|
#define ATU_MAC_ADDR23 14
|
|
#define ATU_MAC_ADDR45 15
|
|
|
|
#define ATU_UNIT_BUSY (1 << 15)
|
|
#define ENTRY_STATE 0xf
|
|
|
|
/* ATU_CONTROL fields */
|
|
#define ATU_CONTROL_AGETIME 4
|
|
#define ATU_CONTROL_AGETIME_MASK 0xff0
|
|
#define ATU_CONTROL_LEARN2ALL 3
|
|
|
|
/* ATU opcode */
|
|
#define NO_OPERATION (0 << 0)
|
|
#define FLUSH_ALL (1 << 0)
|
|
#define FLUSH_NON_STATIC (1 << 1)
|
|
#define LOAD_FROM_FIB (3 << 0)
|
|
#define PURGE_FROM_FIB (3 << 0)
|
|
#define GET_NEXT_IN_FIB (1 << 2)
|
|
#define FLUSH_ALL_IN_FIB (5 << 0)
|
|
#define FLUSH_NON_STATIC_IN_FIB (3 << 1)
|
|
#define GET_VIOLATION_DATA (7 << 0)
|
|
#define CLEAR_VIOLATION_DATA (7 << 0)
|
|
|
|
/* ATU Stats */
|
|
#define COUNT_ALL (0 << 0)
|
|
|
|
/*
|
|
* Switch Global Register 2 accessed via REG_GLOBAL2_ADDR
|
|
*/
|
|
#define MGMT_EN_2x 2
|
|
#define MGMT_EN_0x 3
|
|
#define SWITCH_MGMT 5
|
|
#define ATU_STATS 14
|
|
|
|
#define MGMT_EN_ALL 0xffff
|
|
|
|
/* SWITCH_MGMT fields */
|
|
|
|
#define SWITCH_MGMT_PRI 0
|
|
#define SWITCH_MGMT_PRI_MASK 7
|
|
#define SWITCH_MGMT_RSVD2CPU 3
|
|
#define SWITCH_MGMT_FC_PRI 4
|
|
#define SWITCH_MGMT_FC_PRI_MASK (7 << 4)
|
|
#define SWITCH_MGMT_FORCEFLOW 7
|
|
|
|
/* ATU_STATS fields */
|
|
|
|
#define ATU_STATS_BIN 14
|
|
#define ATU_STATS_FLAG 12
|
|
|
|
/*
|
|
* PHY registers accessed via 'Switch Global Registers' (REG_GLOBAL2).
|
|
*/
|
|
#define SMI_PHY_CMD_REG 0x18
|
|
#define SMI_PHY_DATA_REG 0x19
|
|
|
|
#define PHY_CMD 0x18
|
|
#define PHY_DATA 0x19
|
|
#define PHY_DATA_MASK 0xffff
|
|
|
|
#define PHY_CMD_SMI_BUSY 15
|
|
#define PHY_CMD_MODE 12
|
|
#define PHY_CMD_MODE_MDIO 1
|
|
#define PHY_CMD_MODE_XMDIO 0
|
|
#define PHY_CMD_OPCODE 10
|
|
#define PHY_CMD_OPCODE_WRITE 1
|
|
#define PHY_CMD_OPCODE_READ 2
|
|
#define PHY_CMD_DEV_ADDR 5
|
|
#define PHY_CMD_DEV_ADDR_MASK 0x3e0
|
|
#define PHY_CMD_REG_ADDR 0
|
|
#define PHY_CMD_REG_ADDR_MASK 0x1f
|
|
|
|
#define PHY_PAGE_REG 22
|
|
|
|
#define E6000SW_NUM_PHYS 5
|
|
#define E6000SW_NUM_PHY_REGS 29
|
|
#define E6000SW_CPUPORTS_MASK ((1 << 5) | (1 << 6))
|
|
#define E6000SW_NUM_VGROUPS 8
|
|
#define E6000SW_NUM_PORTS 7
|
|
#define E6000SW_PORT_NO_VGROUP -1
|
|
#define E6000SW_DEFAULT_AGETIME 20
|
|
#define E6000SW_RETRIES 100
|
|
|
|
|
|
/* Default vlangroups */
|
|
#define E6000SW_DEF_VLANGROUP0 (1 | (1 << 1) | (1 << 2) | (1 << 3) | \
|
|
(1 << 6))
|
|
#define E6000SW_DEF_VLANGROUP1 ((1 << 4) | (1 << 5))
|
|
|
|
#endif /* _E6000SWREG_H_ */
|