cd036e891a
If bus_dma will give us addresses > 32 bits, setup our dma tag to accept up to 39bit addresses. aic7770.c: Update the softc directly rather than use an intermediate "probe_config" structure. aic7xxx.c: Complete core work to support 39bit addresses for bulk data dma operations. Controller data structures still must reside under the 4GB boundary to reduce code/data size in the sequencer and related data structures. This has been tested under Linux IA64 and will be tested on IA64 for FreeBSD as soon as our port can run there. Add bus dmamap synchronization calls around manipulation of all controller/kernel shared host data structures. Implement data pointer reinitialation for a second data phase in a single connection in the kernel rather than bloat the sequencer. This is an extremely rare operation (does it ever happen?) and the sequencer implementation was flawed for some of the newest chips. Don't ever allow our target role to initiate a PPR. This is forbidden by the SCSI spec. Add a few missing endian conversions in the ignore wide pointers code. The core has been tested on the PPC under Linux and should work for FreeBSD PPC. As soon as I can test the OSM layer for FreeBSD PPC, I will. Move some of ahc_softc_init() into ahc_alloc() now that the probe_config structure is gone. Add a 4GB boundary condition on all of our dma tags. 32bit DAC under PCI only works on a single 4GB "page". Although we can cross 4GB on a true 64bit bus, the card won't always be installed in one and we can save code space and cost in implementing high address support by assuming the high DWORD address will never change. Add diagnostics to ahc_search_qinfifo(). Correct a target mode issue with bus resets. To avoid an interrupt storm from a malicious third party holding the reset line, the sequencer would defer re-enabling the reset interrupt until either a select-out or select-in. Unfortunately, the select-in enable bit is cleared by a bus reset, so a second reset will render the card deaf to an initiator's attempts to contact it. We now re-enable bus reset interrupts immediately if the target role is enabled. aic7xxx.h: Remove struct ahc_probe_config. SCB's now contain a pointer to the sg_map_node so we can perfrom bus dma sync operations on the SG list prior to queuing a command. aic7xxx.reg: Register the Perforce ID for this file with the VERSION keyword so it is printed in generated files. Add the DSCOMMAND1 register which is used to access the high DWORD of address bits. Add the data pointer reinitialize sequencer interrupt code. aic7xxx.seq: Register the Perforce ID for this file with the VERSION keyword so it is printed in generated files. Remove code to re-enable the bus reset interrupt after a select-in. In target mode we cannot defer this operation as ENSELI is cleared by a bus reset. Complete 39bit support. Generate a sequencer inteerrupt rather than handle the data pointers re-initialitation in the sequencer. Inline the "seen identify" assertion to save a few cycles. Short circuit the update of our residual data if we have fully completed a transfer. The residual is correct from our last S/G load operation. Short circuit full SDPTR processing if the residual is 0. Just mark the transfer as complete. aic7xxx_93cx6.c: Synchronize perforce IDs. aic7xxx_freebsd.c: Complete untested 39bit support. Add missing endia conversions. Clear our residuals prior to starting a command. The update residual code in the core only sets the residual if there is one. aic7xxx_freebsd.h: Modeify ahc_dmamap_sync() macros to take an offset and a length. This is how sync operations are performed in NetBSD, and we should update our bus dma implementation to match. aic7xxx_inline.h: Add data structure synchronization helper functions. Fix a bug in ahc_intr() where we would not clear our unsolicited interrupt counter after running our PCI interrupt handler. This may have been the cause of the spurious PCI interrupt messages. aic7xxx_pci.c: Adjust for loss of probe_config structure. Guard against bogus 9005 subdevice information as seen on some IBM MB configurations. Add 39bit address support. MFC after: 10 days
343 lines
8.0 KiB
C
343 lines
8.0 KiB
C
/*
|
|
* Product specific probe and attach routines for:
|
|
* 27/284X and aic7770 motherboard SCSI controllers
|
|
*
|
|
* Copyright (c) 1994-1998, 2000, 2001 Justin T. Gibbs.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice immediately at the beginning of the file, without modification,
|
|
* this list of conditions, and the following disclaimer.
|
|
* 2. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* Alternatively, this software may be distributed under the terms of the
|
|
* GNU Public License ("GPL").
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $Id: //depot/src/aic7xxx/aic7770.c#12 $
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include <dev/aic7xxx/aic7xxx_freebsd.h>
|
|
#include <dev/aic7xxx/aic7xxx_inline.h>
|
|
#include <dev/aic7xxx/aic7xxx_93cx6.h>
|
|
|
|
#define ID_AIC7770 0x04907770
|
|
#define ID_AHA_274x 0x04907771
|
|
#define ID_AHA_284xB 0x04907756 /* BIOS enabled */
|
|
#define ID_AHA_284x 0x04907757 /* BIOS disabled*/
|
|
|
|
static void aha2840_load_seeprom(struct ahc_softc *ahc);
|
|
static ahc_device_setup_t ahc_aic7770_VL_setup;
|
|
static ahc_device_setup_t ahc_aic7770_EISA_setup;;
|
|
static ahc_device_setup_t ahc_aic7770_setup;
|
|
|
|
|
|
struct aic7770_identity aic7770_ident_table [] =
|
|
{
|
|
{
|
|
ID_AHA_274x,
|
|
0xFFFFFFFF,
|
|
"Adaptec 274X SCSI adapter",
|
|
ahc_aic7770_EISA_setup
|
|
},
|
|
{
|
|
ID_AHA_284xB,
|
|
0xFFFFFFFE,
|
|
"Adaptec 284X SCSI adapter",
|
|
ahc_aic7770_VL_setup
|
|
},
|
|
/* Generic chip probes for devices we don't know 'exactly' */
|
|
{
|
|
ID_AIC7770,
|
|
0xFFFFFFFF,
|
|
"Adaptec aic7770 SCSI adapter",
|
|
ahc_aic7770_EISA_setup
|
|
}
|
|
};
|
|
const int ahc_num_aic7770_devs = NUM_ELEMENTS(aic7770_ident_table);
|
|
|
|
struct aic7770_identity *
|
|
aic7770_find_device(uint32_t id)
|
|
{
|
|
struct aic7770_identity *entry;
|
|
int i;
|
|
|
|
for (i = 0; i < ahc_num_aic7770_devs; i++) {
|
|
entry = &aic7770_ident_table[i];
|
|
if (entry->full_id == (id & entry->id_mask))
|
|
return (entry);
|
|
}
|
|
return (NULL);
|
|
}
|
|
|
|
int
|
|
aic7770_config(struct ahc_softc *ahc, struct aic7770_identity *entry)
|
|
{
|
|
int error;
|
|
u_int hostconf;
|
|
u_int irq;
|
|
u_int intdef;
|
|
|
|
error = entry->setup(ahc);
|
|
if (error != 0)
|
|
return (error);
|
|
|
|
error = aic7770_map_registers(ahc);
|
|
if (error != 0)
|
|
return (error);
|
|
|
|
ahc->description = entry->name;
|
|
error = ahc_softc_init(ahc);
|
|
|
|
error = ahc_reset(ahc);
|
|
if (error != 0)
|
|
return (error);
|
|
|
|
/* Make sure we have a valid interrupt vector */
|
|
intdef = ahc_inb(ahc, INTDEF);
|
|
irq = intdef & VECTOR;
|
|
switch (irq) {
|
|
case 9:
|
|
case 10:
|
|
case 11:
|
|
case 12:
|
|
case 14:
|
|
case 15:
|
|
break;
|
|
default:
|
|
printf("aic7770_config: illegal irq setting %d\n", intdef);
|
|
return (ENXIO);
|
|
}
|
|
|
|
if ((intdef & EDGE_TRIG) != 0)
|
|
ahc->flags |= AHC_EDGE_INTERRUPT;
|
|
|
|
switch (ahc->chip & (AHC_EISA|AHC_VL)) {
|
|
case AHC_EISA:
|
|
{
|
|
u_int biosctrl;
|
|
u_int scsiconf;
|
|
u_int scsiconf1;
|
|
|
|
biosctrl = ahc_inb(ahc, HA_274_BIOSCTRL);
|
|
scsiconf = ahc_inb(ahc, SCSICONF);
|
|
scsiconf1 = ahc_inb(ahc, SCSICONF + 1);
|
|
|
|
/* Get the primary channel information */
|
|
if ((biosctrl & CHANNEL_B_PRIMARY) != 0)
|
|
ahc->flags |= 1;
|
|
|
|
if ((biosctrl & BIOSMODE) == BIOSDISABLED) {
|
|
ahc->flags |= AHC_USEDEFAULTS;
|
|
} else {
|
|
if ((ahc->features & AHC_WIDE) != 0) {
|
|
ahc->our_id = scsiconf1 & HWSCSIID;
|
|
if (scsiconf & TERM_ENB)
|
|
ahc->flags |= AHC_TERM_ENB_A;
|
|
} else {
|
|
ahc->our_id = scsiconf & HSCSIID;
|
|
ahc->our_id_b = scsiconf1 & HSCSIID;
|
|
if (scsiconf & TERM_ENB)
|
|
ahc->flags |= AHC_TERM_ENB_A;
|
|
if (scsiconf1 & TERM_ENB)
|
|
ahc->flags |= AHC_TERM_ENB_B;
|
|
}
|
|
}
|
|
/*
|
|
* We have no way to tell, so assume extended
|
|
* translation is enabled.
|
|
*/
|
|
ahc->flags |= AHC_EXTENDED_TRANS_A|AHC_EXTENDED_TRANS_B;
|
|
break;
|
|
}
|
|
case AHC_VL:
|
|
{
|
|
aha2840_load_seeprom(ahc);
|
|
break;
|
|
}
|
|
default:
|
|
break;
|
|
}
|
|
|
|
/*
|
|
* Ensure autoflush is enabled
|
|
*/
|
|
ahc_outb(ahc, SBLKCTL, ahc_inb(ahc, SBLKCTL) & ~AUTOFLUSHDIS);
|
|
|
|
/* Setup the FIFO threshold and the bus off time */
|
|
hostconf = ahc_inb(ahc, HOSTCONF);
|
|
ahc_outb(ahc, BUSSPD, hostconf & DFTHRSH);
|
|
ahc_outb(ahc, BUSTIME, (hostconf << 2) & BOFF);
|
|
|
|
/*
|
|
* Generic aic7xxx initialization.
|
|
*/
|
|
error = ahc_init(ahc);
|
|
if (error != 0)
|
|
return (error);
|
|
|
|
/*
|
|
* Link this softc in with all other ahc instances.
|
|
*/
|
|
ahc_softc_insert(ahc);
|
|
|
|
error = aic7770_map_int(ahc, irq);
|
|
if (error != 0)
|
|
return (error);
|
|
|
|
/*
|
|
* Enable the board's BUS drivers
|
|
*/
|
|
ahc_outb(ahc, BCTL, ENABLE);
|
|
|
|
/*
|
|
* Allow interrupts.
|
|
*/
|
|
ahc_intr_enable(ahc, TRUE);
|
|
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Read the 284x SEEPROM.
|
|
*/
|
|
static void
|
|
aha2840_load_seeprom(struct ahc_softc *ahc)
|
|
{
|
|
struct seeprom_descriptor sd;
|
|
struct seeprom_config sc;
|
|
uint16_t checksum = 0;
|
|
uint8_t scsi_conf;
|
|
int have_seeprom;
|
|
|
|
sd.sd_ahc = ahc;
|
|
sd.sd_control_offset = SEECTL_2840;
|
|
sd.sd_status_offset = STATUS_2840;
|
|
sd.sd_dataout_offset = STATUS_2840;
|
|
sd.sd_chip = C46;
|
|
sd.sd_MS = 0;
|
|
sd.sd_RDY = EEPROM_TF;
|
|
sd.sd_CS = CS_2840;
|
|
sd.sd_CK = CK_2840;
|
|
sd.sd_DO = DO_2840;
|
|
sd.sd_DI = DI_2840;
|
|
|
|
if (bootverbose)
|
|
printf("%s: Reading SEEPROM...", ahc_name(ahc));
|
|
have_seeprom = read_seeprom(&sd,
|
|
(uint16_t *)&sc,
|
|
/*start_addr*/0,
|
|
sizeof(sc)/2);
|
|
|
|
if (have_seeprom) {
|
|
/* Check checksum */
|
|
int i;
|
|
int maxaddr = (sizeof(sc)/2) - 1;
|
|
uint16_t *scarray = (uint16_t *)≻
|
|
|
|
for (i = 0; i < maxaddr; i++)
|
|
checksum = checksum + scarray[i];
|
|
if (checksum != sc.checksum) {
|
|
if(bootverbose)
|
|
printf ("checksum error\n");
|
|
have_seeprom = 0;
|
|
} else if (bootverbose) {
|
|
printf("done.\n");
|
|
}
|
|
}
|
|
|
|
if (!have_seeprom) {
|
|
if (bootverbose)
|
|
printf("%s: No SEEPROM available\n", ahc_name(ahc));
|
|
ahc->flags |= AHC_USEDEFAULTS;
|
|
} else {
|
|
/*
|
|
* Put the data we've collected down into SRAM
|
|
* where ahc_init will find it.
|
|
*/
|
|
int i;
|
|
int max_targ = (ahc->features & AHC_WIDE) != 0 ? 16 : 8;
|
|
uint16_t discenable;
|
|
|
|
discenable = 0;
|
|
for (i = 0; i < max_targ; i++){
|
|
uint8_t target_settings;
|
|
target_settings = (sc.device_flags[i] & CFXFER) << 4;
|
|
if (sc.device_flags[i] & CFSYNCH)
|
|
target_settings |= SOFS;
|
|
if (sc.device_flags[i] & CFWIDEB)
|
|
target_settings |= WIDEXFER;
|
|
if (sc.device_flags[i] & CFDISC)
|
|
discenable |= (0x01 << i);
|
|
ahc_outb(ahc, TARG_SCSIRATE + i, target_settings);
|
|
}
|
|
ahc_outb(ahc, DISC_DSB, ~(discenable & 0xff));
|
|
ahc_outb(ahc, DISC_DSB + 1, ~((discenable >> 8) & 0xff));
|
|
|
|
ahc->our_id = sc.brtime_id & CFSCSIID;
|
|
|
|
scsi_conf = (ahc->our_id & 0x7);
|
|
if (sc.adapter_control & CFSPARITY)
|
|
scsi_conf |= ENSPCHK;
|
|
if (sc.adapter_control & CFRESETB)
|
|
scsi_conf |= RESET_SCSI;
|
|
|
|
if (sc.bios_control & CF284XEXTEND)
|
|
ahc->flags |= AHC_EXTENDED_TRANS_A;
|
|
/* Set SCSICONF info */
|
|
ahc_outb(ahc, SCSICONF, scsi_conf);
|
|
|
|
if (sc.adapter_control & CF284XSTERM)
|
|
ahc->flags |= AHC_TERM_ENB_A;
|
|
}
|
|
}
|
|
|
|
static int
|
|
ahc_aic7770_VL_setup(struct ahc_softc *ahc)
|
|
{
|
|
int error;
|
|
|
|
error = ahc_aic7770_setup(ahc);
|
|
ahc->chip |= AHC_VL;
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
ahc_aic7770_EISA_setup(struct ahc_softc *ahc)
|
|
{
|
|
int error;
|
|
|
|
error = ahc_aic7770_setup(ahc);
|
|
ahc->chip |= AHC_EISA;
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
ahc_aic7770_setup(struct ahc_softc *ahc)
|
|
{
|
|
ahc->channel = 'A';
|
|
ahc->channel_b = 'B';
|
|
ahc->chip = AHC_AIC7770;
|
|
ahc->features = AHC_AIC7770_FE;
|
|
ahc->bugs |= AHC_TMODE_WIDEODD_BUG;
|
|
ahc->flags |= AHC_PAGESCBS;
|
|
return (0);
|
|
}
|