Andrew Turner 405ada37fb Add support for the uart classes to set their default register shift value. ... This is needed with the pl011 driver. Before this change it would default to a shift of 0, however the hardware places the registers at 4-byte addresses meaning the value should be 2. This patch fixes this for the pl011 when configured using the fdt. The other drivers have a default value of 0 to keep this a no-op. MFC after: 1 week		2015-04-11 17:16:23 +00:00
..
adm5120_machdep.c	Merge from vmobj-rwlock branch:	2013-02-26 01:00:11 +00:00
adm5120reg.h
admpci.c
console.c
files.adm5120
if_admsw.c	In order to reduce use of M_EXT outside of the mbuf allocator and	2015-01-06 12:59:37 +00:00
if_admswreg.h
if_admswvar.h
obio.c	Devices that rely on hints or identify routines for discovery need to	2013-10-29 14:07:31 +00:00
obiovar.h
std.adm5120	o) Use ABI, not ISA_* options, to determine whether to compile bits if libkern	2012-03-12 21:25:32 +00:00
uart_bus_adm5120.c
uart_cpu_adm5120.c
uart_dev_adm5120.c	Add support for the uart classes to set their default register shift value.	2015-04-11 17:16:23 +00:00
uart_dev_adm5120.h