This is needed with the pl011 driver. Before this change it would default to a shift of 0, however the hardware places the registers at 4-byte addresses meaning the value should be 2. This patch fixes this for the pl011 when configured using the fdt. The other drivers have a default value of 0 to keep this a no-op. MFC after: 1 week |
||
---|---|---|
.. | ||
adm5120_machdep.c | ||
adm5120reg.h | ||
admpci.c | ||
console.c | ||
files.adm5120 | ||
if_admsw.c | ||
if_admswreg.h | ||
if_admswvar.h | ||
obio.c | ||
obiovar.h | ||
std.adm5120 | ||
uart_bus_adm5120.c | ||
uart_cpu_adm5120.c | ||
uart_dev_adm5120.c | ||
uart_dev_adm5120.h |