c283dd9dad
o do not use the in* and out* functions. These functions are used by legacy drivers and thus must have ia32 compatible behaviour. Hence, they need to have fences. Using these functions for newbus would then pessimize performance. o remove the conditional compilation of PIO and/or MEMIO support. It's a PITA without having any significant benefit. We always support them both. Since there are no I/O ports on ia64 (they are simulated by the chipset by translating memory mapped I/O to predefined uncacheable memory regions) the only difference between PIO and MEMIO is in the address calculation. There should be enough ILP that can be exploited here that making these computations compile-time conditional is not worth it. We now also don't use the read* and write* functions. o Add the missing *_8 variants. They were missing, although not missed. It's for completeness. o Do not add the fences that were present in the low-level support functions here. We're using uncacheable memory, which means that accesses are in program order. Change the barrier implementation to not only do a memory fence, but also an acceptance fence. This should more reliably synchronize drivers with the hardware. The memory fence enforces ordering, but does not imply visibility (ie the access does not necessarily have happened). This is what the acceptance deals with. cpufunc.h cleanup: o Remove the low-level memory mapped I/O support functions. They are not used. Keep the low-level I/O port access functions for legacy drivers and add fences to ensure ia32 compatibility. o Remove the syscons specific functions now that we have moved the proper definitions where they belong. o Replace the ia64_port_address() and ia64_memory_address() functions with macros. There's a bigger change inline functions get inlined when there aren't function callsi and the calculations are simply enough to do it with macros. Replace the one reference to ia64_memory address in mp_machdep.c to use the macro.
208 lines
4.2 KiB
C
208 lines
4.2 KiB
C
/*-
|
|
* Copyright (c) 1998 Doug Rabson
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_CPUFUNC_H_
|
|
#define _MACHINE_CPUFUNC_H_
|
|
|
|
#ifdef _KERNEL
|
|
|
|
#include <sys/types.h>
|
|
#include <machine/ia64_cpu.h>
|
|
#include <machine/vmparam.h>
|
|
|
|
struct thread;
|
|
|
|
#ifdef __GNUC__
|
|
|
|
static __inline void
|
|
breakpoint(void)
|
|
{
|
|
__asm __volatile("break 0x80100"); /* XXX use linux value */
|
|
}
|
|
|
|
#endif
|
|
|
|
extern uint64_t ia64_port_base;
|
|
#define __MEMIO_ADDR(x) (__volatile void*)(IA64_PHYS_TO_RR6(x))
|
|
#define __PIO_ADDR(x) (__volatile void*)(ia64_port_base | \
|
|
(((x) & 0xFFFC) << 10) | ((x) & 0xFFF))
|
|
|
|
/*
|
|
* I/O port reads with ia32 semantics.
|
|
*/
|
|
static __inline uint8_t
|
|
inb(unsigned int port)
|
|
{
|
|
__volatile uint8_t *p;
|
|
uint8_t v;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
v = *p;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
return (v);
|
|
}
|
|
|
|
static __inline uint16_t
|
|
inw(unsigned int port)
|
|
{
|
|
__volatile uint16_t *p;
|
|
uint16_t v;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
v = *p;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
return (v);
|
|
}
|
|
|
|
static __inline uint32_t
|
|
inl(unsigned int port)
|
|
{
|
|
volatile uint32_t *p;
|
|
uint32_t v;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
v = *p;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
return (v);
|
|
}
|
|
|
|
static __inline void
|
|
insb(unsigned int port, void *addr, size_t count)
|
|
{
|
|
uint8_t *buf = addr;
|
|
while (count--)
|
|
*buf++ = inb(port);
|
|
}
|
|
|
|
static __inline void
|
|
insw(unsigned int port, void *addr, size_t count)
|
|
{
|
|
uint16_t *buf = addr;
|
|
while (count--)
|
|
*buf++ = inw(port);
|
|
}
|
|
|
|
static __inline void
|
|
insl(unsigned int port, void *addr, size_t count)
|
|
{
|
|
uint32_t *buf = addr;
|
|
while (count--)
|
|
*buf++ = inl(port);
|
|
}
|
|
|
|
static __inline void
|
|
outb(unsigned int port, uint8_t data)
|
|
{
|
|
volatile uint8_t *p;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
*p = data;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
}
|
|
|
|
static __inline void
|
|
outw(unsigned int port, uint16_t data)
|
|
{
|
|
volatile uint16_t *p;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
*p = data;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
}
|
|
|
|
static __inline void
|
|
outl(unsigned int port, uint32_t data)
|
|
{
|
|
volatile uint32_t *p;
|
|
p = __PIO_ADDR(port);
|
|
ia64_mf();
|
|
*p = data;
|
|
ia64_mf_a();
|
|
ia64_mf();
|
|
}
|
|
|
|
static __inline void
|
|
outsb(unsigned int port, const void *addr, size_t count)
|
|
{
|
|
const uint8_t *buf = addr;
|
|
while (count--)
|
|
outb(port, *buf++);
|
|
}
|
|
|
|
static __inline void
|
|
outsw(unsigned int port, const void *addr, size_t count)
|
|
{
|
|
const uint16_t *buf = addr;
|
|
while (count--)
|
|
outw(port, *buf++);
|
|
}
|
|
|
|
static __inline void
|
|
outsl(unsigned int port, const void *addr, size_t count)
|
|
{
|
|
const uint32_t *buf = addr;
|
|
while (count--)
|
|
outl(port, *buf++);
|
|
}
|
|
|
|
static __inline void
|
|
disable_intr(void)
|
|
{
|
|
__asm __volatile ("rsm psr.i");
|
|
}
|
|
|
|
static __inline void
|
|
enable_intr(void)
|
|
{
|
|
__asm __volatile ("ssm psr.i;; srlz.d");
|
|
}
|
|
|
|
static __inline register_t
|
|
intr_disable(void)
|
|
{
|
|
register_t psr;
|
|
__asm __volatile ("mov %0=psr;;" : "=r"(psr));
|
|
disable_intr();
|
|
return (psr);
|
|
}
|
|
|
|
static __inline void
|
|
intr_restore(critical_t psr)
|
|
{
|
|
__asm __volatile ("mov psr.l=%0;; srlz.d" :: "r"(psr));
|
|
}
|
|
|
|
#endif /* _KERNEL */
|
|
|
|
#endif /* !_MACHINE_CPUFUNC_H_ */
|