fb610ca1f9
- Split the intr_table_lock into an sx lock used for most things, and a spin lock to protect intrcnt_index. Originally I had this as a spin lock so interrupt code could use it to lookup sources. However, we don't actually do that because it would add a lot of overhead to interrupts, and if we ever do support removing interrupt sources, we can use other means to safely do so w/o locking in the interrupt handling code. - Replace is_enabled (boolean) with is_handlers (a count of handlers) to determine if a source is enabled or not. This allows us to notice when a source is no longer in use. When that happens, we now invoke a new PIC method (pic_disable_intr()) to inform the PIC driver that the source is no longer in use. The I/O APIC driver frees the APIC IDT vector when this happens. The MSI driver no longer needs to have a hack to clear is_enabled during msi_alloc() and msix_alloc() as a result of this change as well. - Add an apic_disable_vector() to reset an IDT vector back to Xrsvd to complement apic_enable_vector() and use it in the I/O APIC and MSI code when freeing an IDT vector. - Add a new nexus hook: nexus_add_irq() to ask the nexus driver to add an IRQ to its irq_rman. The MSI code uses this when it creates new interrupt sources to let the nexus know about newly valid IRQs. Previously the msi_alloc() and msix_alloc() passed some extra stuff back to the nexus methods which then added the IRQs. This approach is a bit cleaner. - Change the MSI sx lock to a mutex. If we need to create new sources, drop the lock, create the required number of sources, then get the lock and try the allocation again.
157 lines
5.5 KiB
C
157 lines
5.5 KiB
C
/*-
|
|
* Copyright (c) 2003 John Baldwin <jhb@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef __MACHINE_INTR_MACHDEP_H__
|
|
#define __MACHINE_INTR_MACHDEP_H__
|
|
|
|
#ifdef _KERNEL
|
|
|
|
/*
|
|
* The maximum number of I/O interrupts we allow. This number is rather
|
|
* arbitrary as it is just the maximum IRQ resource value. The interrupt
|
|
* source for a given IRQ maps that I/O interrupt to device interrupt
|
|
* source whether it be a pin on an interrupt controller or an MSI interrupt.
|
|
* The 16 ISA IRQs are assigned fixed IDT vectors, but all other device
|
|
* interrupts allocate IDT vectors on demand. Currently we have 191 IDT
|
|
* vectors available for device interrupts. On many systems with I/O APICs,
|
|
* a lot of the IRQs are not used, so this number can be much larger than
|
|
* 191 and still be safe since only interrupt sources in actual use will
|
|
* allocate IDT vectors.
|
|
*
|
|
* The first 255 IRQs (0 - 254) are reserved for ISA IRQs and PCI intline IRQs.
|
|
* IRQ values beyond 256 are used by MSI. We leave 255 unused to avoid
|
|
* confusion since 255 is used in PCI to indicate an invalid IRQ.
|
|
*/
|
|
#define NUM_MSI_INTS 128
|
|
#define FIRST_MSI_INT 256
|
|
#define NUM_IO_INTS (FIRST_MSI_INT + NUM_MSI_INTS)
|
|
|
|
/*
|
|
* Default base address for MSI messages on x86 platforms.
|
|
*/
|
|
#define MSI_INTEL_ADDR_BASE 0xfee00000
|
|
|
|
/*
|
|
* - 1 ??? dummy counter.
|
|
* - 2 counters for each I/O interrupt.
|
|
* - 1 counter for each CPU for lapic timer.
|
|
* - 7 counters for each CPU for IPI counters for SMP.
|
|
*/
|
|
#ifdef SMP
|
|
#define INTRCNT_COUNT (1 + NUM_IO_INTS * 2 + (1 + 7) * MAXCPU)
|
|
#else
|
|
#define INTRCNT_COUNT (1 + NUM_IO_INTS * 2 + 1)
|
|
#endif
|
|
|
|
#ifndef LOCORE
|
|
|
|
typedef void inthand_t(u_int cs, u_int ef, u_int esp, u_int ss);
|
|
|
|
#define IDTVEC(name) __CONCAT(X,name)
|
|
|
|
struct intsrc;
|
|
|
|
/*
|
|
* Methods that a PIC provides to mask/unmask a given interrupt source,
|
|
* "turn on" the interrupt on the CPU side by setting up an IDT entry, and
|
|
* return the vector associated with this source.
|
|
*/
|
|
struct pic {
|
|
void (*pic_enable_source)(struct intsrc *);
|
|
void (*pic_disable_source)(struct intsrc *, int);
|
|
void (*pic_eoi_source)(struct intsrc *);
|
|
void (*pic_enable_intr)(struct intsrc *);
|
|
void (*pic_disable_intr)(struct intsrc *);
|
|
int (*pic_vector)(struct intsrc *);
|
|
int (*pic_source_pending)(struct intsrc *);
|
|
void (*pic_suspend)(struct pic *);
|
|
void (*pic_resume)(struct pic *);
|
|
int (*pic_config_intr)(struct intsrc *, enum intr_trigger,
|
|
enum intr_polarity);
|
|
void (*pic_assign_cpu)(struct intsrc *, u_int apic_id);
|
|
STAILQ_ENTRY(pic) pics;
|
|
};
|
|
|
|
/* Flags for pic_disable_source() */
|
|
enum {
|
|
PIC_EOI,
|
|
PIC_NO_EOI,
|
|
};
|
|
|
|
/*
|
|
* An interrupt source. The upper-layer code uses the PIC methods to
|
|
* control a given source. The lower-layer PIC drivers can store additional
|
|
* private data in a given interrupt source such as an interrupt pin number
|
|
* or an I/O APIC pointer.
|
|
*/
|
|
struct intsrc {
|
|
struct pic *is_pic;
|
|
struct intr_event *is_event;
|
|
u_long *is_count;
|
|
u_long *is_straycount;
|
|
u_int is_index;
|
|
u_int is_handlers;
|
|
};
|
|
|
|
struct trapframe;
|
|
|
|
extern struct mtx icu_lock;
|
|
extern int elcr_found;
|
|
|
|
/* XXX: The elcr_* prototypes probably belong somewhere else. */
|
|
int elcr_probe(void);
|
|
enum intr_trigger elcr_read_trigger(u_int irq);
|
|
void elcr_resume(void);
|
|
void elcr_write_trigger(u_int irq, enum intr_trigger trigger);
|
|
#ifdef SMP
|
|
void intr_add_cpu(u_int cpu);
|
|
#endif
|
|
int intr_add_handler(const char *name, int vector, driver_filter_t filter,
|
|
driver_intr_t handler, void *arg, enum intr_type flags, void **cookiep);
|
|
int intr_config_intr(int vector, enum intr_trigger trig,
|
|
enum intr_polarity pol);
|
|
void intr_execute_handlers(struct intsrc *isrc, struct trapframe *frame);
|
|
struct intsrc *intr_lookup_source(int vector);
|
|
int intr_register_pic(struct pic *pic);
|
|
int intr_register_source(struct intsrc *isrc);
|
|
int intr_remove_handler(void *cookie);
|
|
void intr_resume(void);
|
|
void intr_suspend(void);
|
|
void intrcnt_add(const char *name, u_long **countp);
|
|
void nexus_add_irq(u_long irq);
|
|
int msi_alloc(device_t dev, int count, int maxcount, int *irqs);
|
|
void msi_init(void);
|
|
int msi_map(int irq, uint64_t *addr, uint32_t *data);
|
|
int msi_release(int* irqs, int count);
|
|
int msix_alloc(device_t dev, int *irq);
|
|
int msix_release(int irq);
|
|
|
|
#endif /* !LOCORE */
|
|
#endif /* _KERNEL */
|
|
#endif /* !__MACHINE_INTR_MACHDEP_H__ */
|