5e3cb29a6b
ia64_count_cpus() and ia64_probe_sapics() called a single function to do the the actual work. The difference in behaviour was handled in that function and was further complicated by adding bootverbose related code. As such, even the simplest of changes was hard to comprehend. Untangling has been done by increasing code duplication and using a more naive style of coding. FWIW, the object file is slightly smaller than before, so things aren't as bad as it may seem. Triggered by: a simple fix on the P4 branch that never got merged.
305 lines
7.8 KiB
C
305 lines
7.8 KiB
C
/*-
|
|
* Copyright (c) 2001 Doug Rabson
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include "acpi.h"
|
|
|
|
#include <machine/md_var.h>
|
|
|
|
extern u_int64_t ia64_lapic_address;
|
|
|
|
struct sapic *sapic_create(int, int, u_int64_t);
|
|
|
|
#pragma pack(1)
|
|
|
|
#define APIC_INTERRUPT_SOURCE_OVERRIDE 2
|
|
#define APIC_NMI 3
|
|
#define APIC_LOCAL_APIC_NMI 4
|
|
#define APIC_LOCAL_APIC_OVERRIDE 5
|
|
#define APIC_IO_SAPIC 6
|
|
#define APIC_LOCAL_SAPIC 7
|
|
#define APIC_PLATFORM_INTERRUPT 8
|
|
|
|
typedef struct /* Interrupt Source Override */
|
|
{
|
|
APIC_HEADER Header;
|
|
UINT8 Bus;
|
|
UINT8 Source;
|
|
UINT32 GlobalSystemInterrupt;
|
|
UINT16 Flags;
|
|
} INTERRUPT_SOURCE_OVERRIDE;
|
|
|
|
typedef struct /* IO SAPIC */
|
|
{
|
|
APIC_HEADER Header;
|
|
UINT8 IoSapicId; /* I/O SAPIC ID */
|
|
UINT8 Reserved; /* reserved - must be zero */
|
|
UINT32 Vector; /* interrupt base */
|
|
UINT64 IoSapicAddress; /* SAPIC's physical address */
|
|
} IO_SAPIC;
|
|
|
|
typedef struct /* LOCAL SAPIC */
|
|
{
|
|
APIC_HEADER Header;
|
|
UINT8 ProcessorId; /* ACPI processor id */
|
|
UINT8 LocalSapicId; /* Processor local SAPIC id */
|
|
UINT8 LocalSapicEid; /* Processor local SAPIC eid */
|
|
UINT8 Reserved[3];
|
|
UINT32 ProcessorEnabled: 1;
|
|
UINT32 FlagsReserved: 31;
|
|
} LOCAL_SAPIC;
|
|
|
|
typedef struct /* LOCAL APIC OVERRIDE */
|
|
{
|
|
APIC_HEADER Header;
|
|
UINT16 Reserved;
|
|
UINT64 LocalApicAddress;
|
|
} LAPIC_OVERRIDE;
|
|
|
|
typedef struct /* PLATFORM INTERRUPT SOURCE */
|
|
{
|
|
APIC_HEADER Header;
|
|
UINT16 Polarity : 2; /* Polarity of input signal */
|
|
UINT16 TriggerMode: 2; /* Trigger mode of input signal */
|
|
UINT16 Reserved1 : 12;
|
|
UINT8 InterruptType; /* 1-PMI, 2-INIT, 3-Error */
|
|
UINT8 ProcessorId; /* Processor ID of destination */
|
|
UINT8 ProcessorEid; /* Processor EID of destination */
|
|
UINT8 IoSapicVector; /* Value for redirection table */
|
|
UINT32 GlobalSystemInterrupt; /* Global System Interrupt */
|
|
UINT32 Reserved2;
|
|
} PLATFORM_INTERRUPT_SOURCE;
|
|
|
|
#pragma pack()
|
|
|
|
static void
|
|
print_entry(APIC_HEADER *entry)
|
|
{
|
|
|
|
switch (entry->Type) {
|
|
case APIC_INTERRUPT_SOURCE_OVERRIDE: {
|
|
INTERRUPT_SOURCE_OVERRIDE *iso =
|
|
(INTERRUPT_SOURCE_OVERRIDE *)entry;
|
|
printf("\tInterrupt source override entry\n");
|
|
printf("\t\tBus=%d, Source=%d, Irq=0x%x\n", iso->Bus,
|
|
iso->Source, iso->GlobalSystemInterrupt);
|
|
break;
|
|
}
|
|
|
|
case APIC_IO:
|
|
printf("\tI/O APIC entry\n");
|
|
break;
|
|
|
|
case APIC_IO_SAPIC: {
|
|
IO_SAPIC *sapic = (IO_SAPIC *)entry;
|
|
printf("\tI/O SAPIC entry\n");
|
|
printf("\t\tId=0x%x, Vector=0x%x, Address=0x%lx\n",
|
|
sapic->IoSapicId, sapic->Vector, sapic->IoSapicAddress);
|
|
break;
|
|
}
|
|
|
|
case APIC_LOCAL_APIC_NMI:
|
|
printf("\tLocal APIC NMI entry\n");
|
|
break;
|
|
|
|
case APIC_LOCAL_APIC_OVERRIDE: {
|
|
LAPIC_OVERRIDE *lapic = (LAPIC_OVERRIDE *)entry;
|
|
printf("\tLocal APIC override entry\n");
|
|
printf("\t\tLocal APIC address=0x%lx\n",
|
|
lapic->LocalApicAddress);
|
|
break;
|
|
}
|
|
|
|
case APIC_LOCAL_SAPIC: {
|
|
LOCAL_SAPIC *sapic = (LOCAL_SAPIC *)entry;
|
|
printf("\tLocal SAPIC entry\n");
|
|
printf("\t\tProcessorId=0x%x, Id=0x%x, Eid=0x%x",
|
|
sapic->ProcessorId, sapic->LocalSapicId,
|
|
sapic->LocalSapicEid);
|
|
if (!sapic->ProcessorEnabled)
|
|
printf(" (disabled)");
|
|
printf("\n");
|
|
break;
|
|
}
|
|
|
|
case APIC_NMI:
|
|
printf("\tNMI entry\n");
|
|
break;
|
|
|
|
case APIC_PLATFORM_INTERRUPT: {
|
|
PLATFORM_INTERRUPT_SOURCE *pis =
|
|
(PLATFORM_INTERRUPT_SOURCE *)entry;
|
|
printf("\tPlatform interrupt entry\n");
|
|
printf("\t\tPolarity=%d, TriggerMode=%d, Id=0x%x, "
|
|
"Eid=0x%x, Vector=0x%x, Irq=%d\n",
|
|
pis->Polarity, pis->TriggerMode, pis->ProcessorId,
|
|
pis->ProcessorEid, pis->IoSapicVector,
|
|
pis->GlobalSystemInterrupt);
|
|
break;
|
|
}
|
|
|
|
case APIC_PROC:
|
|
printf("\tLocal APIC entry\n");
|
|
break;
|
|
|
|
default:
|
|
printf("\tUnknown type %d entry\n", entry->Type);
|
|
break;
|
|
}
|
|
}
|
|
|
|
void
|
|
ia64_probe_sapics(void)
|
|
{
|
|
ACPI_POINTER rsdp_ptr;
|
|
APIC_HEADER *entry;
|
|
APIC_TABLE *table;
|
|
RSDP_DESCRIPTOR *rsdp;
|
|
XSDT_DESCRIPTOR *xsdt;
|
|
char *end, *p;
|
|
int t, tables;
|
|
|
|
if (AcpiOsGetRootPointer(ACPI_LOGICAL_ADDRESSING, &rsdp_ptr) != AE_OK)
|
|
return;
|
|
|
|
rsdp = (RSDP_DESCRIPTOR *)IA64_PHYS_TO_RR7(rsdp_ptr.Pointer.Physical);
|
|
xsdt = (XSDT_DESCRIPTOR *)IA64_PHYS_TO_RR7(rsdp->XsdtPhysicalAddress);
|
|
|
|
tables = (UINT64 *)((char *)xsdt + xsdt->Header.Length) -
|
|
xsdt->TableOffsetEntry;
|
|
|
|
for (t = 0; t < tables; t++) {
|
|
table = (APIC_TABLE *)
|
|
IA64_PHYS_TO_RR7(xsdt->TableOffsetEntry[t]);
|
|
|
|
if (bootverbose)
|
|
printf("Table '%c%c%c%c' at %p\n",
|
|
table->Header.Signature[0],
|
|
table->Header.Signature[1],
|
|
table->Header.Signature[2],
|
|
table->Header.Signature[3], table);
|
|
|
|
if (strncmp(table->Header.Signature, APIC_SIG, 4) != 0)
|
|
continue;
|
|
|
|
/* Save the address of the processor interrupt block. */
|
|
if (bootverbose)
|
|
printf("\tLocal APIC address=0x%x\n",
|
|
table->LocalApicAddress);
|
|
ia64_lapic_address = table->LocalApicAddress;
|
|
|
|
end = (char *)table + table->Header.Length;
|
|
p = (char *)(table + 1);
|
|
while (p < end) {
|
|
entry = (APIC_HEADER *)p;
|
|
|
|
if (bootverbose)
|
|
print_entry(entry);
|
|
|
|
switch (entry->Type) {
|
|
case APIC_IO_SAPIC: {
|
|
IO_SAPIC *sapic = (IO_SAPIC *)entry;
|
|
sapic_create(sapic->IoSapicId, sapic->Vector,
|
|
sapic->IoSapicAddress);
|
|
break;
|
|
}
|
|
|
|
case APIC_LOCAL_APIC_OVERRIDE: {
|
|
LAPIC_OVERRIDE *lapic = (LAPIC_OVERRIDE*)entry;
|
|
ia64_lapic_address = lapic->LocalApicAddress;
|
|
break;
|
|
}
|
|
|
|
#ifdef SMP
|
|
case APIC_LOCAL_SAPIC: {
|
|
LOCAL_SAPIC *sapic = (LOCAL_SAPIC *)entry;
|
|
if (sapic->ProcessorEnabled)
|
|
cpu_mp_add(sapic->ProcessorId,
|
|
sapic->LocalSapicId,
|
|
sapic->LocalSapicEid);
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
default:
|
|
break;
|
|
}
|
|
|
|
p += entry->Length;
|
|
}
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Count the number of local SAPIC entries in the APIC table. Every enabled
|
|
* entry corresponds to a processor.
|
|
*/
|
|
int
|
|
ia64_count_cpus(void)
|
|
{
|
|
ACPI_POINTER rsdp_ptr;
|
|
APIC_TABLE *table;
|
|
LOCAL_SAPIC *entry;
|
|
RSDP_DESCRIPTOR *rsdp;
|
|
XSDT_DESCRIPTOR *xsdt;
|
|
char *end, *p;
|
|
int cpus, t, tables;
|
|
|
|
if (AcpiOsGetRootPointer(ACPI_LOGICAL_ADDRESSING, &rsdp_ptr) != AE_OK)
|
|
return (0);
|
|
|
|
rsdp = (RSDP_DESCRIPTOR *)IA64_PHYS_TO_RR7(rsdp_ptr.Pointer.Physical);
|
|
xsdt = (XSDT_DESCRIPTOR *)IA64_PHYS_TO_RR7(rsdp->XsdtPhysicalAddress);
|
|
|
|
tables = (UINT64 *)((char *)xsdt + xsdt->Header.Length) -
|
|
xsdt->TableOffsetEntry;
|
|
|
|
cpus = 0;
|
|
|
|
for (t = 0; t < tables; t++) {
|
|
table = (APIC_TABLE *)
|
|
IA64_PHYS_TO_RR7(xsdt->TableOffsetEntry[t]);
|
|
|
|
if (strncmp(table->Header.Signature, APIC_SIG, 4) != 0)
|
|
continue;
|
|
|
|
end = (char *)table + table->Header.Length;
|
|
p = (char *)(table + 1);
|
|
while (p < end) {
|
|
entry = (LOCAL_SAPIC *)p;
|
|
|
|
if (entry->Header.Type == APIC_LOCAL_SAPIC &&
|
|
entry->ProcessorEnabled)
|
|
cpus++;
|
|
|
|
p += entry->Header.Length;
|
|
}
|
|
}
|
|
|
|
return (cpus);
|
|
}
|