7282444b10
Mainly focus on files that use BSD 3-Clause license. The Software Package Data Exchange (SPDX) group provides a specification to make it easier for automated tools to detect and summarize well known opensource licenses. We are gradually adopting the specification, noting that the tags are considered only advisory and do not, in any way, superceed or replace the license texts. Special thanks to Wind River for providing access to "The Duke of Highlander" tool: an older (2014) run over FreeBSD tree was useful as a starting point.
701 lines
25 KiB
C
701 lines
25 KiB
C
/*-
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*
|
|
* Copyright (c) 2007-2017 QLogic Corporation. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
|
* THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#ifndef ELINK_H
|
|
#define ELINK_H
|
|
|
|
#define ELINK_DEBUG
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/***********************************************************/
|
|
/* CLC Call backs functions */
|
|
/***********************************************************/
|
|
/* CLC device structure */
|
|
struct bxe_softc;
|
|
|
|
extern uint32_t elink_cb_reg_read(struct bxe_softc *sc, uint32_t reg_addr);
|
|
extern void elink_cb_reg_write(struct bxe_softc *sc, uint32_t reg_addr, uint32_t val);
|
|
/* wb_write - pointer to 2 32 bits vars to be passed to the DMAE*/
|
|
extern void elink_cb_reg_wb_write(struct bxe_softc *sc, uint32_t offset,
|
|
uint32_t *wb_write, uint16_t len);
|
|
extern void elink_cb_reg_wb_read(struct bxe_softc *sc, uint32_t offset,
|
|
uint32_t *wb_write, uint16_t len);
|
|
|
|
/* mode - 0( LOW ) /1(HIGH)*/
|
|
extern uint8_t elink_cb_gpio_write(struct bxe_softc *sc,
|
|
uint16_t gpio_num,
|
|
uint8_t mode, uint8_t port);
|
|
extern uint8_t elink_cb_gpio_mult_write(struct bxe_softc *sc,
|
|
uint8_t pins,
|
|
uint8_t mode);
|
|
|
|
extern uint32_t elink_cb_gpio_read(struct bxe_softc *sc, uint16_t gpio_num, uint8_t port);
|
|
extern uint8_t elink_cb_gpio_int_write(struct bxe_softc *sc,
|
|
uint16_t gpio_num,
|
|
uint8_t mode, uint8_t port);
|
|
|
|
extern uint32_t elink_cb_fw_command(struct bxe_softc *sc, uint32_t command, uint32_t param);
|
|
|
|
/* Delay */
|
|
extern void elink_cb_udelay(struct bxe_softc *sc, uint32_t microsecond);
|
|
|
|
/* This function is called every 1024 bytes downloading of phy firmware.
|
|
Driver can use it to print to screen indication for download progress */
|
|
extern void elink_cb_download_progress(struct bxe_softc *sc, uint32_t cur, uint32_t total);
|
|
|
|
/* Each log type has its own parameters */
|
|
typedef enum elink_log_id {
|
|
ELINK_LOG_ID_UNQUAL_IO_MODULE = 0, /* uint8_t port, const char* vendor_name, const char* vendor_pn */
|
|
ELINK_LOG_ID_OVER_CURRENT = 1, /* uint8_t port */
|
|
ELINK_LOG_ID_PHY_UNINITIALIZED = 2, /* uint8_t port */
|
|
ELINK_LOG_ID_MDIO_ACCESS_TIMEOUT= 3, /* No params */
|
|
ELINK_LOG_ID_NON_10G_MODULE = 4, /* uint8_t port */
|
|
}elink_log_id_t;
|
|
|
|
typedef enum elink_status {
|
|
ELINK_STATUS_OK = 0,
|
|
ELINK_STATUS_ERROR,
|
|
ELINK_STATUS_TIMEOUT,
|
|
ELINK_STATUS_NO_LINK,
|
|
ELINK_STATUS_INVALID_IMAGE,
|
|
ELINK_OP_NOT_SUPPORTED = 122
|
|
} elink_status_t;
|
|
extern void elink_cb_event_log(struct bxe_softc *sc, const elink_log_id_t log_id, ...);
|
|
extern void elink_cb_load_warpcore_microcode(void);
|
|
|
|
extern uint8_t elink_cb_path_id(struct bxe_softc *sc);
|
|
|
|
extern void elink_cb_notify_link_changed(struct bxe_softc *sc);
|
|
|
|
#define ELINK_EVENT_LOG_LEVEL_ERROR 1
|
|
#define ELINK_EVENT_LOG_LEVEL_WARNING 2
|
|
#define ELINK_EVENT_ID_SFP_UNQUALIFIED_MODULE 1
|
|
#define ELINK_EVENT_ID_SFP_POWER_FAULT 2
|
|
|
|
#define ARRAY_SIZE(x) (sizeof(x)/sizeof(x[0]))
|
|
/* Debug prints */
|
|
#ifdef ELINK_DEBUG
|
|
|
|
extern void elink_cb_dbg(struct bxe_softc *sc, char *fmt);
|
|
extern void elink_cb_dbg1(struct bxe_softc *sc, char *fmt, uint32_t arg1);
|
|
extern void elink_cb_dbg2(struct bxe_softc *sc, char *fmt, uint32_t arg1, uint32_t arg2);
|
|
extern void elink_cb_dbg3(struct bxe_softc *sc, char *fmt, uint32_t arg1, uint32_t arg2,
|
|
uint32_t arg3);
|
|
|
|
#define ELINK_DEBUG_P0(sc, fmt) elink_cb_dbg(sc, fmt)
|
|
#define ELINK_DEBUG_P1(sc, fmt, arg1) elink_cb_dbg1(sc, fmt, arg1)
|
|
#define ELINK_DEBUG_P2(sc, fmt, arg1, arg2) elink_cb_dbg2(sc, fmt, arg1, arg2)
|
|
#define ELINK_DEBUG_P3(sc, fmt, arg1, arg2, arg3) \
|
|
elink_cb_dbg3(sc, fmt, arg1, arg2, arg3)
|
|
#else
|
|
#define ELINK_DEBUG_P0(sc, fmt)
|
|
#define ELINK_DEBUG_P1(sc, fmt, arg1)
|
|
#define ELINK_DEBUG_P2(sc, fmt, arg1, arg2)
|
|
#define ELINK_DEBUG_P3(sc, fmt, arg1, arg2, arg3)
|
|
#endif
|
|
|
|
/***********************************************************/
|
|
/* Defines */
|
|
/***********************************************************/
|
|
#define ELINK_DEFAULT_PHY_DEV_ADDR 3
|
|
#define ELINK_E2_DEFAULT_PHY_DEV_ADDR 5
|
|
|
|
|
|
#define DUPLEX_FULL 1
|
|
#define DUPLEX_HALF 2
|
|
|
|
#define ELINK_FLOW_CTRL_AUTO PORT_FEATURE_FLOW_CONTROL_AUTO
|
|
#define ELINK_FLOW_CTRL_TX PORT_FEATURE_FLOW_CONTROL_TX
|
|
#define ELINK_FLOW_CTRL_RX PORT_FEATURE_FLOW_CONTROL_RX
|
|
#define ELINK_FLOW_CTRL_BOTH PORT_FEATURE_FLOW_CONTROL_BOTH
|
|
#define ELINK_FLOW_CTRL_NONE PORT_FEATURE_FLOW_CONTROL_NONE
|
|
|
|
#define ELINK_NET_SERDES_IF_XFI 1
|
|
#define ELINK_NET_SERDES_IF_SFI 2
|
|
#define ELINK_NET_SERDES_IF_KR 3
|
|
#define ELINK_NET_SERDES_IF_DXGXS 4
|
|
|
|
#define ELINK_SPEED_AUTO_NEG 0
|
|
#define ELINK_SPEED_10 10
|
|
#define ELINK_SPEED_100 100
|
|
#define ELINK_SPEED_1000 1000
|
|
#define ELINK_SPEED_2500 2500
|
|
#define ELINK_SPEED_10000 10000
|
|
#define ELINK_SPEED_20000 20000
|
|
|
|
#define ELINK_I2C_DEV_ADDR_A0 0xa0
|
|
#define ELINK_I2C_DEV_ADDR_A2 0xa2
|
|
|
|
#define ELINK_SFP_EEPROM_PAGE_SIZE 16
|
|
#define ELINK_SFP_EEPROM_VENDOR_NAME_ADDR 0x14
|
|
#define ELINK_SFP_EEPROM_VENDOR_NAME_SIZE 16
|
|
#define ELINK_SFP_EEPROM_VENDOR_OUI_ADDR 0x25
|
|
#define ELINK_SFP_EEPROM_VENDOR_OUI_SIZE 3
|
|
#define ELINK_SFP_EEPROM_PART_NO_ADDR 0x28
|
|
#define ELINK_SFP_EEPROM_PART_NO_SIZE 16
|
|
#define ELINK_SFP_EEPROM_REVISION_ADDR 0x38
|
|
#define ELINK_SFP_EEPROM_REVISION_SIZE 4
|
|
#define ELINK_SFP_EEPROM_SERIAL_ADDR 0x44
|
|
#define ELINK_SFP_EEPROM_SERIAL_SIZE 16
|
|
#define ELINK_SFP_EEPROM_DATE_ADDR 0x54 /* ASCII YYMMDD */
|
|
#define ELINK_SFP_EEPROM_DATE_SIZE 6
|
|
#define ELINK_SFP_EEPROM_DIAG_TYPE_ADDR 0x5c
|
|
#define ELINK_SFP_EEPROM_DIAG_TYPE_SIZE 1
|
|
#define ELINK_SFP_EEPROM_DIAG_ADDR_CHANGE_REQ (1<<2)
|
|
#define ELINK_SFP_EEPROM_SFF_8472_COMP_ADDR 0x5e
|
|
#define ELINK_SFP_EEPROM_SFF_8472_COMP_SIZE 1
|
|
#define ELINK_SFP_EEPROM_VENDOR_SPECIFIC_ADDR 0x60
|
|
#define ELINK_SFP_EEPROM_VENDOR_SPECIFIC_SIZE 16
|
|
|
|
|
|
#define ELINK_SFP_EEPROM_A2_CHECKSUM_RANGE 0x5e
|
|
#define ELINK_SFP_EEPROM_A2_CC_DMI_ADDR 0x5f
|
|
|
|
#define ELINK_PWR_FLT_ERR_MSG_LEN 250
|
|
|
|
#define ELINK_XGXS_EXT_PHY_TYPE(ext_phy_config) \
|
|
((ext_phy_config) & PORT_HW_CFG_XGXS_EXT_PHY_TYPE_MASK)
|
|
#define ELINK_XGXS_EXT_PHY_ADDR(ext_phy_config) \
|
|
(((ext_phy_config) & PORT_HW_CFG_XGXS_EXT_PHY_ADDR_MASK) >> \
|
|
PORT_HW_CFG_XGXS_EXT_PHY_ADDR_SHIFT)
|
|
#define ELINK_SERDES_EXT_PHY_TYPE(ext_phy_config) \
|
|
((ext_phy_config) & PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK)
|
|
|
|
/* Single Media Direct board is the plain 577xx board with CX4/RJ45 jacks */
|
|
#define ELINK_SINGLE_MEDIA_DIRECT(params) (params->num_phys == 1)
|
|
/* Single Media board contains single external phy */
|
|
#define ELINK_SINGLE_MEDIA(params) (params->num_phys == 2)
|
|
/* Dual Media board contains two external phy with different media */
|
|
#define ELINK_DUAL_MEDIA(params) (params->num_phys == 3)
|
|
|
|
#define ELINK_FW_PARAM_PHY_ADDR_MASK 0x000000FF
|
|
#define ELINK_FW_PARAM_PHY_TYPE_MASK 0x0000FF00
|
|
#define ELINK_FW_PARAM_MDIO_CTRL_MASK 0xFFFF0000
|
|
#define ELINK_FW_PARAM_MDIO_CTRL_OFFSET 16
|
|
#define ELINK_FW_PARAM_PHY_ADDR(fw_param) (fw_param & \
|
|
ELINK_FW_PARAM_PHY_ADDR_MASK)
|
|
#define ELINK_FW_PARAM_PHY_TYPE(fw_param) (fw_param & \
|
|
ELINK_FW_PARAM_PHY_TYPE_MASK)
|
|
#define ELINK_FW_PARAM_MDIO_CTRL(fw_param) ((fw_param & \
|
|
ELINK_FW_PARAM_MDIO_CTRL_MASK) >> \
|
|
ELINK_FW_PARAM_MDIO_CTRL_OFFSET)
|
|
#define ELINK_FW_PARAM_SET(phy_addr, phy_type, mdio_access) \
|
|
(phy_addr | phy_type | mdio_access << ELINK_FW_PARAM_MDIO_CTRL_OFFSET)
|
|
|
|
|
|
#define ELINK_PFC_BRB_FULL_LB_XOFF_THRESHOLD 170
|
|
#define ELINK_PFC_BRB_FULL_LB_XON_THRESHOLD 250
|
|
|
|
#define ELINK_MAXVAL(a, b) (((a) > (b)) ? (a) : (b))
|
|
|
|
#define ELINK_BMAC_CONTROL_RX_ENABLE 2
|
|
/***********************************************************/
|
|
/* Structs */
|
|
/***********************************************************/
|
|
#define ELINK_INT_PHY 0
|
|
#define ELINK_EXT_PHY1 1
|
|
#define ELINK_EXT_PHY2 2
|
|
#define ELINK_MAX_PHYS 3
|
|
|
|
/* Same configuration is shared between the XGXS and the first external phy */
|
|
#define ELINK_LINK_CONFIG_SIZE (ELINK_MAX_PHYS - 1)
|
|
#define ELINK_LINK_CONFIG_IDX(_phy_idx) ((_phy_idx == ELINK_INT_PHY) ? \
|
|
0 : (_phy_idx - 1))
|
|
/***********************************************************/
|
|
/* elink_phy struct */
|
|
/* Defines the required arguments and function per phy */
|
|
/***********************************************************/
|
|
struct elink_vars;
|
|
struct elink_params;
|
|
struct elink_phy;
|
|
|
|
typedef uint8_t (*config_init_t)(struct elink_phy *phy, struct elink_params *params,
|
|
struct elink_vars *vars);
|
|
typedef uint8_t (*read_status_t)(struct elink_phy *phy, struct elink_params *params,
|
|
struct elink_vars *vars);
|
|
typedef void (*link_reset_t)(struct elink_phy *phy,
|
|
struct elink_params *params);
|
|
typedef void (*config_loopback_t)(struct elink_phy *phy,
|
|
struct elink_params *params);
|
|
typedef uint8_t (*format_fw_ver_t)(uint32_t raw, uint8_t *str, uint16_t *len);
|
|
typedef void (*hw_reset_t)(struct elink_phy *phy, struct elink_params *params);
|
|
typedef void (*set_link_led_t)(struct elink_phy *phy,
|
|
struct elink_params *params, uint8_t mode);
|
|
typedef void (*phy_specific_func_t)(struct elink_phy *phy,
|
|
struct elink_params *params, uint32_t action);
|
|
struct elink_reg_set {
|
|
uint8_t devad;
|
|
uint16_t reg;
|
|
uint16_t val;
|
|
};
|
|
|
|
struct elink_phy {
|
|
uint32_t type;
|
|
|
|
/* Loaded during init */
|
|
uint8_t addr;
|
|
uint8_t def_md_devad;
|
|
uint16_t flags;
|
|
/* No Over-Current detection */
|
|
#define ELINK_FLAGS_NOC (1<<1)
|
|
/* Fan failure detection required */
|
|
#define ELINK_FLAGS_FAN_FAILURE_DET_REQ (1<<2)
|
|
/* Initialize first the XGXS and only then the phy itself */
|
|
#define ELINK_FLAGS_INIT_XGXS_FIRST (1<<3)
|
|
#define ELINK_FLAGS_WC_DUAL_MODE (1<<4)
|
|
#define ELINK_FLAGS_4_PORT_MODE (1<<5)
|
|
#define ELINK_FLAGS_REARM_LATCH_SIGNAL (1<<6)
|
|
#define ELINK_FLAGS_SFP_NOT_APPROVED (1<<7)
|
|
#define ELINK_FLAGS_MDC_MDIO_WA (1<<8)
|
|
#define ELINK_FLAGS_DUMMY_READ (1<<9)
|
|
#define ELINK_FLAGS_MDC_MDIO_WA_B0 (1<<10)
|
|
#define ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC (1<<11)
|
|
#define ELINK_FLAGS_TX_ERROR_CHECK (1<<12)
|
|
#define ELINK_FLAGS_EEE (1<<13)
|
|
#define ELINK_FLAGS_TEMPERATURE (1<<14)
|
|
#define ELINK_FLAGS_MDC_MDIO_WA_G (1<<15)
|
|
|
|
/* preemphasis values for the rx side */
|
|
uint16_t rx_preemphasis[4];
|
|
|
|
/* preemphasis values for the tx side */
|
|
uint16_t tx_preemphasis[4];
|
|
|
|
/* EMAC address for access MDIO */
|
|
uint32_t mdio_ctrl;
|
|
|
|
uint32_t supported;
|
|
#define ELINK_SUPPORTED_10baseT_Half (1<<0)
|
|
#define ELINK_SUPPORTED_10baseT_Full (1<<1)
|
|
#define ELINK_SUPPORTED_100baseT_Half (1<<2)
|
|
#define ELINK_SUPPORTED_100baseT_Full (1<<3)
|
|
#define ELINK_SUPPORTED_1000baseT_Full (1<<4)
|
|
#define ELINK_SUPPORTED_2500baseX_Full (1<<5)
|
|
#define ELINK_SUPPORTED_10000baseT_Full (1<<6)
|
|
#define ELINK_SUPPORTED_TP (1<<7)
|
|
#define ELINK_SUPPORTED_FIBRE (1<<8)
|
|
#define ELINK_SUPPORTED_Autoneg (1<<9)
|
|
#define ELINK_SUPPORTED_Pause (1<<10)
|
|
#define ELINK_SUPPORTED_Asym_Pause (1<<11)
|
|
#define ELINK_SUPPORTED_1000baseKX_Full (1<<17)
|
|
#define ELINK_SUPPORTED_10000baseKR_Full (1<<19)
|
|
#define ELINK_SUPPORTED_20000baseMLD2_Full (1<<21)
|
|
#define ELINK_SUPPORTED_20000baseKR2_Full (1<<22)
|
|
|
|
uint32_t media_type;
|
|
#define ELINK_ETH_PHY_UNSPECIFIED 0x0
|
|
#define ELINK_ETH_PHY_SFPP_10G_FIBER 0x1
|
|
#define ELINK_ETH_PHY_XFP_FIBER 0x2
|
|
#define ELINK_ETH_PHY_DA_TWINAX 0x3
|
|
#define ELINK_ETH_PHY_BASE_T 0x4
|
|
#define ELINK_ETH_PHY_SFP_1G_FIBER 0x5
|
|
#define ELINK_ETH_PHY_KR 0xf0
|
|
#define ELINK_ETH_PHY_CX4 0xf1
|
|
#define ELINK_ETH_PHY_NOT_PRESENT 0xff
|
|
|
|
/* The address in which version is located*/
|
|
uint32_t ver_addr;
|
|
|
|
uint16_t req_flow_ctrl;
|
|
|
|
uint16_t req_line_speed;
|
|
|
|
uint32_t speed_cap_mask;
|
|
|
|
uint16_t req_duplex;
|
|
uint16_t rsrv;
|
|
/* Called per phy/port init, and it configures LASI, speed, autoneg,
|
|
duplex, flow control negotiation, etc. */
|
|
config_init_t config_init;
|
|
|
|
/* Called due to interrupt. It determines the link, speed */
|
|
read_status_t read_status;
|
|
|
|
/* Called when driver is unloading. Should reset the phy */
|
|
link_reset_t link_reset;
|
|
|
|
/* Set the loopback configuration for the phy */
|
|
config_loopback_t config_loopback;
|
|
|
|
/* Format the given raw number into str up to len */
|
|
format_fw_ver_t format_fw_ver;
|
|
|
|
/* Reset the phy (both ports) */
|
|
hw_reset_t hw_reset;
|
|
|
|
/* Set link led mode (on/off/oper)*/
|
|
set_link_led_t set_link_led;
|
|
|
|
/* PHY Specific tasks */
|
|
phy_specific_func_t phy_specific_func;
|
|
#define ELINK_DISABLE_TX 1
|
|
#define ELINK_ENABLE_TX 2
|
|
#define ELINK_PHY_INIT 3
|
|
};
|
|
|
|
/* Inputs parameters to the CLC */
|
|
struct elink_params {
|
|
|
|
uint8_t port;
|
|
|
|
/* Default / User Configuration */
|
|
uint8_t loopback_mode;
|
|
#define ELINK_LOOPBACK_NONE 0
|
|
#define ELINK_LOOPBACK_EMAC 1
|
|
#define ELINK_LOOPBACK_BMAC 2
|
|
#define ELINK_LOOPBACK_XGXS 3
|
|
#define ELINK_LOOPBACK_EXT_PHY 4
|
|
#define ELINK_LOOPBACK_EXT 5
|
|
#define ELINK_LOOPBACK_UMAC 6
|
|
#define ELINK_LOOPBACK_XMAC 7
|
|
|
|
/* Device parameters */
|
|
uint8_t mac_addr[6];
|
|
|
|
uint16_t req_duplex[ELINK_LINK_CONFIG_SIZE];
|
|
uint16_t req_flow_ctrl[ELINK_LINK_CONFIG_SIZE];
|
|
|
|
uint16_t req_line_speed[ELINK_LINK_CONFIG_SIZE]; /* Also determine AutoNeg */
|
|
|
|
/* shmem parameters */
|
|
uint32_t shmem_base;
|
|
uint32_t shmem2_base;
|
|
uint32_t speed_cap_mask[ELINK_LINK_CONFIG_SIZE];
|
|
uint32_t switch_cfg;
|
|
#define ELINK_SWITCH_CFG_1G PORT_FEATURE_CON_SWITCH_1G_SWITCH
|
|
#define ELINK_SWITCH_CFG_10G PORT_FEATURE_CON_SWITCH_10G_SWITCH
|
|
#define ELINK_SWITCH_CFG_AUTO_DETECT PORT_FEATURE_CON_SWITCH_AUTO_DETECT
|
|
|
|
uint32_t lane_config;
|
|
|
|
/* Phy register parameter */
|
|
uint32_t chip_id;
|
|
|
|
/* features */
|
|
uint32_t feature_config_flags;
|
|
#define ELINK_FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED (1<<0)
|
|
#define ELINK_FEATURE_CONFIG_PFC_ENABLED (1<<1)
|
|
#define ELINK_FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY (1<<2)
|
|
#define ELINK_FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY (1<<3)
|
|
#define ELINK_FEATURE_CONFIG_EMUL_DISABLE_EMAC (1<<4)
|
|
#define ELINK_FEATURE_CONFIG_EMUL_DISABLE_BMAC (1<<5)
|
|
#define ELINK_FEATURE_CONFIG_EMUL_DISABLE_UMAC (1<<6)
|
|
#define ELINK_FEATURE_CONFIG_EMUL_DISABLE_XMAC (1<<7)
|
|
#define ELINK_FEATURE_CONFIG_BC_SUPPORTS_AFEX (1<<8)
|
|
#define ELINK_FEATURE_CONFIG_AUTOGREEEN_ENABLED (1<<9)
|
|
#define ELINK_FEATURE_CONFIG_BC_SUPPORTS_SFP_TX_DISABLED (1<<10)
|
|
#define ELINK_FEATURE_CONFIG_DISABLE_REMOTE_FAULT_DET (1<<11)
|
|
#define ELINK_FEATURE_CONFIG_IEEE_PHY_TEST (1<<12)
|
|
#define ELINK_FEATURE_CONFIG_MT_SUPPORT (1<<13)
|
|
#define ELINK_FEATURE_CONFIG_BOOT_FROM_SAN (1<<14)
|
|
#define ELINK_FEATURE_CONFIG_DISABLE_PD (1<<15)
|
|
|
|
/* Will be populated during common init */
|
|
struct elink_phy phy[ELINK_MAX_PHYS];
|
|
|
|
/* Will be populated during common init */
|
|
uint8_t num_phys;
|
|
|
|
uint8_t rsrv;
|
|
|
|
/* Used to configure the EEE Tx LPI timer, has several modes of
|
|
* operation, according to bits 29:28 -
|
|
* 2'b00: Timer will be configured by nvram, output will be the value
|
|
* from nvram.
|
|
* 2'b01: Timer will be configured by nvram, output will be in
|
|
* microseconds.
|
|
* 2'b10: bits 1:0 contain an nvram value which will be used instead
|
|
* of the one located in the nvram. Output will be that value.
|
|
* 2'b11: bits 19:0 contain the idle timer in microseconds; output
|
|
* will be in microseconds.
|
|
* Bits 31:30 should be 2'b11 in order for EEE to be enabled.
|
|
*/
|
|
uint32_t eee_mode;
|
|
#define ELINK_EEE_MODE_NVRAM_BALANCED_TIME (0xa00)
|
|
#define ELINK_EEE_MODE_NVRAM_AGGRESSIVE_TIME (0x100)
|
|
#define ELINK_EEE_MODE_NVRAM_LATENCY_TIME (0x6000)
|
|
#define ELINK_EEE_MODE_NVRAM_MASK (0x3)
|
|
#define ELINK_EEE_MODE_TIMER_MASK (0xfffff)
|
|
#define ELINK_EEE_MODE_OUTPUT_TIME (1<<28)
|
|
#define ELINK_EEE_MODE_OVERRIDE_NVRAM (1<<29)
|
|
#define ELINK_EEE_MODE_ENABLE_LPI (1<<30)
|
|
#define ELINK_EEE_MODE_ADV_LPI (1<<31)
|
|
|
|
uint16_t hw_led_mode; /* part of the hw_config read from the shmem */
|
|
uint32_t multi_phy_config;
|
|
|
|
/* Device pointer passed to all callback functions */
|
|
struct bxe_softc *sc;
|
|
uint16_t req_fc_auto_adv; /* Should be set to TX / BOTH when
|
|
req_flow_ctrl is set to AUTO */
|
|
uint16_t link_flags;
|
|
#define ELINK_LINK_FLAGS_INT_DISABLED (1<<0)
|
|
#define ELINK_PHY_INITIALIZED (1<<1)
|
|
uint32_t lfa_base;
|
|
|
|
/* The same definitions as the shmem2 parameter */
|
|
uint32_t link_attr_sync;
|
|
};
|
|
|
|
/* Output parameters */
|
|
struct elink_vars {
|
|
uint8_t phy_flags;
|
|
#define PHY_XGXS_FLAG (1<<0)
|
|
#define PHY_SGMII_FLAG (1<<1)
|
|
#define PHY_PHYSICAL_LINK_FLAG (1<<2)
|
|
#define PHY_HALF_OPEN_CONN_FLAG (1<<3)
|
|
#define PHY_OVER_CURRENT_FLAG (1<<4)
|
|
#define PHY_SFP_TX_FAULT_FLAG (1<<5)
|
|
|
|
uint8_t mac_type;
|
|
#define ELINK_MAC_TYPE_NONE 0
|
|
#define ELINK_MAC_TYPE_EMAC 1
|
|
#define ELINK_MAC_TYPE_BMAC 2
|
|
#define ELINK_MAC_TYPE_UMAC 3
|
|
#define ELINK_MAC_TYPE_XMAC 4
|
|
|
|
uint8_t phy_link_up; /* internal phy link indication */
|
|
uint8_t link_up;
|
|
|
|
uint16_t line_speed;
|
|
uint16_t duplex;
|
|
|
|
uint16_t flow_ctrl;
|
|
uint16_t ieee_fc;
|
|
|
|
/* The same definitions as the shmem parameter */
|
|
uint32_t link_status;
|
|
uint32_t eee_status;
|
|
uint8_t fault_detected;
|
|
uint8_t check_kr2_recovery_cnt;
|
|
#define ELINK_CHECK_KR2_RECOVERY_CNT 5
|
|
uint16_t periodic_flags;
|
|
#define ELINK_PERIODIC_FLAGS_LINK_EVENT 0x0001
|
|
|
|
uint32_t aeu_int_mask;
|
|
uint8_t rx_tx_asic_rst;
|
|
uint8_t turn_to_run_wc_rt;
|
|
uint16_t rsrv2;
|
|
|
|
};
|
|
|
|
/***********************************************************/
|
|
/* Functions */
|
|
/***********************************************************/
|
|
elink_status_t elink_phy_init(struct elink_params *params, struct elink_vars *vars);
|
|
|
|
/* Reset the link. Should be called when driver or interface goes down
|
|
Before calling phy firmware upgrade, the reset_ext_phy should be set
|
|
to 0 */
|
|
elink_status_t elink_link_reset(struct elink_params *params, struct elink_vars *vars,
|
|
uint8_t reset_ext_phy);
|
|
elink_status_t elink_lfa_reset(struct elink_params *params, struct elink_vars *vars);
|
|
/* elink_link_update should be called upon link interrupt */
|
|
elink_status_t elink_link_update(struct elink_params *params, struct elink_vars *vars);
|
|
|
|
/* use the following phy functions to read/write from external_phy
|
|
In order to use it to read/write internal phy registers, use
|
|
ELINK_DEFAULT_PHY_DEV_ADDR as devad, and (_bank + (_addr & 0xf)) as
|
|
the register */
|
|
elink_status_t elink_phy_read(struct elink_params *params, uint8_t phy_addr,
|
|
uint8_t devad, uint16_t reg, uint16_t *ret_val);
|
|
|
|
elink_status_t elink_phy_write(struct elink_params *params, uint8_t phy_addr,
|
|
uint8_t devad, uint16_t reg, uint16_t val);
|
|
|
|
/* Reads the link_status from the shmem,
|
|
and update the link vars accordingly */
|
|
void elink_link_status_update(struct elink_params *input,
|
|
struct elink_vars *output);
|
|
/* returns string representing the fw_version of the external phy */
|
|
elink_status_t elink_get_ext_phy_fw_version(struct elink_params *params, uint8_t *version,
|
|
uint16_t len);
|
|
|
|
/* Set/Unset the led
|
|
Basically, the CLC takes care of the led for the link, but in case one needs
|
|
to set/unset the led unnaturally, set the "mode" to ELINK_LED_MODE_OPER to
|
|
blink the led, and ELINK_LED_MODE_OFF to set the led off.*/
|
|
elink_status_t elink_set_led(struct elink_params *params,
|
|
struct elink_vars *vars, uint8_t mode, uint32_t speed);
|
|
#define ELINK_LED_MODE_OFF 0
|
|
#define ELINK_LED_MODE_ON 1
|
|
#define ELINK_LED_MODE_OPER 2
|
|
#define ELINK_LED_MODE_FRONT_PANEL_OFF 3
|
|
|
|
/* elink_handle_module_detect_int should be called upon module detection
|
|
interrupt */
|
|
void elink_handle_module_detect_int(struct elink_params *params);
|
|
|
|
/* Get the actual link status. In case it returns ELINK_STATUS_OK, link is up,
|
|
otherwise link is down*/
|
|
elink_status_t elink_test_link(struct elink_params *params, struct elink_vars *vars,
|
|
uint8_t is_serdes);
|
|
|
|
|
|
/* One-time initialization for external phy after power up */
|
|
elink_status_t elink_common_init_phy(struct bxe_softc *sc, uint32_t shmem_base_path[],
|
|
uint32_t shmem2_base_path[], uint32_t chip_id, uint8_t one_port_enabled);
|
|
|
|
/* Reset the external PHY using GPIO */
|
|
void elink_ext_phy_hw_reset(struct bxe_softc *sc, uint8_t port);
|
|
|
|
/* Reset the external of SFX7101 */
|
|
void elink_sfx7101_sp_sw_reset(struct bxe_softc *sc, struct elink_phy *phy);
|
|
|
|
/* Read "byte_cnt" bytes from address "addr" from the SFP+ EEPROM */
|
|
elink_status_t elink_read_sfp_module_eeprom(struct elink_phy *phy,
|
|
struct elink_params *params, uint8_t dev_addr,
|
|
uint16_t addr, uint16_t byte_cnt, uint8_t *o_buf);
|
|
|
|
void elink_hw_reset_phy(struct elink_params *params);
|
|
|
|
/* Check swap bit and adjust PHY order */
|
|
uint32_t elink_phy_selection(struct elink_params *params);
|
|
|
|
/* Probe the phys on board, and populate them in "params" */
|
|
elink_status_t elink_phy_probe(struct elink_params *params);
|
|
|
|
/* Checks if fan failure detection is required on one of the phys on board */
|
|
uint8_t elink_fan_failure_det_req(struct bxe_softc *sc, uint32_t shmem_base,
|
|
uint32_t shmem2_base, uint8_t port);
|
|
|
|
/* Open / close the gate between the NIG and the BRB */
|
|
void elink_set_rx_filter(struct elink_params *params, uint8_t en);
|
|
|
|
/* DCBX structs */
|
|
|
|
/* Number of maximum COS per chip */
|
|
#define ELINK_DCBX_E2E3_MAX_NUM_COS (2)
|
|
#define ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0 (6)
|
|
#define ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1 (3)
|
|
#define ELINK_DCBX_E3B0_MAX_NUM_COS ( \
|
|
ELINK_MAXVAL(ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0, \
|
|
ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1))
|
|
|
|
#define ELINK_DCBX_MAX_NUM_COS ( \
|
|
ELINK_MAXVAL(ELINK_DCBX_E3B0_MAX_NUM_COS, \
|
|
ELINK_DCBX_E2E3_MAX_NUM_COS))
|
|
|
|
/* PFC port configuration params */
|
|
struct elink_nig_brb_pfc_port_params {
|
|
/* NIG */
|
|
uint32_t pause_enable;
|
|
uint32_t llfc_out_en;
|
|
uint32_t llfc_enable;
|
|
uint32_t pkt_priority_to_cos;
|
|
uint8_t num_of_rx_cos_priority_mask;
|
|
uint32_t rx_cos_priority_mask[ELINK_DCBX_MAX_NUM_COS];
|
|
uint32_t llfc_high_priority_classes;
|
|
uint32_t llfc_low_priority_classes;
|
|
};
|
|
|
|
|
|
/* ETS port configuration params */
|
|
struct elink_ets_bw_params {
|
|
uint8_t bw;
|
|
};
|
|
|
|
struct elink_ets_sp_params {
|
|
/**
|
|
* valid values are 0 - 5. 0 is highest strict priority.
|
|
* There can't be two COS's with the same pri.
|
|
*/
|
|
uint8_t pri;
|
|
};
|
|
|
|
enum elink_cos_state {
|
|
elink_cos_state_strict = 0,
|
|
elink_cos_state_bw = 1,
|
|
};
|
|
|
|
struct elink_ets_cos_params {
|
|
enum elink_cos_state state ;
|
|
union {
|
|
struct elink_ets_bw_params bw_params;
|
|
struct elink_ets_sp_params sp_params;
|
|
} params;
|
|
};
|
|
|
|
struct elink_ets_params {
|
|
uint8_t num_of_cos; /* Number of valid COS entries*/
|
|
struct elink_ets_cos_params cos[ELINK_DCBX_MAX_NUM_COS];
|
|
};
|
|
|
|
/* Used to update the PFC attributes in EMAC, BMAC, NIG and BRB
|
|
* when link is already up
|
|
*/
|
|
elink_status_t elink_update_pfc(struct elink_params *params,
|
|
struct elink_vars *vars,
|
|
struct elink_nig_brb_pfc_port_params *pfc_params);
|
|
|
|
|
|
/* Used to configure the ETS to disable */
|
|
elink_status_t elink_ets_disabled(struct elink_params *params,
|
|
struct elink_vars *vars);
|
|
|
|
/* Used to configure the ETS to BW limited */
|
|
void elink_ets_bw_limit(const struct elink_params *params, const uint32_t cos0_bw,
|
|
const uint32_t cos1_bw);
|
|
|
|
/* Used to configure the ETS to strict */
|
|
elink_status_t elink_ets_strict(const struct elink_params *params, const uint8_t strict_cos);
|
|
|
|
|
|
/* Configure the COS to ETS according to BW and SP settings.*/
|
|
elink_status_t elink_ets_e3b0_config(const struct elink_params *params,
|
|
const struct elink_vars *vars,
|
|
struct elink_ets_params *ets_params);
|
|
/* Read pfc statistic*/
|
|
void elink_pfc_statistic(struct elink_params *params, struct elink_vars *vars,
|
|
uint32_t pfc_frames_sent[2],
|
|
uint32_t pfc_frames_received[2]);
|
|
void elink_init_mod_abs_int(struct bxe_softc *sc, struct elink_vars *vars,
|
|
uint32_t chip_id, uint32_t shmem_base, uint32_t shmem2_base,
|
|
uint8_t port);
|
|
//elink_status_t elink_sfp_module_detection(struct elink_phy *phy,
|
|
// struct elink_params *params);
|
|
|
|
void elink_period_func(struct elink_params *params, struct elink_vars *vars);
|
|
|
|
//elink_status_t elink_check_half_open_conn(struct elink_params *params,
|
|
// struct elink_vars *vars, uint8_t notify);
|
|
|
|
void elink_enable_pmd_tx(struct elink_params *params);
|
|
|
|
|
|
|
|
#endif /* ELINK_H */
|
|
|