d22883d715
e4b8deb222 removed the last in-tree uses of PCPU_INC(). Its
potential benefit is also practically nonexistent. Non-x86
platforms already implement it as PCPU_ADD(..., 1), and according
to [0] there are no recent x86 processors for which the 'inc'
instruction provides a performance benefit over the equivalent
memory-operand form of the 'add' instruction. The only remaining
benefit of 'inc' is smaller instruction size, which in this case
is inconsequential given the limited number of per-CPU data consumers.
[0]: https://www.agner.org/optimize/instruction_tables.pdf
Reviewed by: kib
Differential Revision: https://reviews.freebsd.org/D29308
100 lines
3.5 KiB
C
100 lines
3.5 KiB
C
/*-
|
|
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
|
|
*
|
|
* Copyright (c) 1999 Luoqi Chen <luoqi@freebsd.org>
|
|
* Copyright (c) Peter Wemm <peter@netplex.com.au>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* from: src/sys/alpha/include/pcpu.h,v 1.15 2004/11/05 19:16:44 jhb
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_PCPU_H_
|
|
#define _MACHINE_PCPU_H_
|
|
|
|
#include <machine/cpufunc.h>
|
|
#include <machine/pte.h>
|
|
|
|
#define PCPU_MD_COMMON_FIELDS \
|
|
pd_entry_t *pc_segbase; /* curthread segbase */ \
|
|
struct pmap *pc_curpmap; /* pmap of curthread */ \
|
|
u_int32_t pc_next_asid; /* next ASID to alloc */ \
|
|
u_int32_t pc_asid_generation; /* current ASID generation */ \
|
|
u_int pc_pending_ipis; /* IPIs pending to this CPU */ \
|
|
struct pcpu *pc_self; /* globally-uniqe self pointer */
|
|
|
|
#ifdef __mips_n64
|
|
#define PCPU_MD_MIPS64_FIELDS \
|
|
PCPU_MD_COMMON_FIELDS \
|
|
char __pad[245]
|
|
#else
|
|
#define PCPU_MD_MIPS32_FIELDS \
|
|
PCPU_MD_COMMON_FIELDS \
|
|
pt_entry_t *pc_cmap1_ptep; /* PTE for copy window 1 KVA */ \
|
|
pt_entry_t *pc_cmap2_ptep; /* PTE for copy window 2 KVA */ \
|
|
vm_offset_t pc_cmap1_addr; /* KVA page for copy window 1 */ \
|
|
vm_offset_t pc_cmap2_addr; /* KVA page for copy window 2 */ \
|
|
vm_offset_t pc_qmap_addr; /* KVA page for temporary mappings */ \
|
|
pt_entry_t *pc_qmap_ptep; /* PTE for temporary mapping KVA */ \
|
|
char __pad[97]
|
|
#endif
|
|
|
|
#ifdef __mips_n64
|
|
#define PCPU_MD_FIELDS PCPU_MD_MIPS64_FIELDS
|
|
#else
|
|
#define PCPU_MD_FIELDS PCPU_MD_MIPS32_FIELDS
|
|
#endif
|
|
|
|
#ifdef _KERNEL
|
|
|
|
extern char pcpu_space[MAXCPU][PAGE_SIZE * 2];
|
|
#define PCPU_ADDR(cpu) (struct pcpu *)(pcpu_space[(cpu)])
|
|
|
|
extern struct pcpu *pcpup;
|
|
#define PCPUP pcpup
|
|
|
|
/*
|
|
* Since we use a wired TLB entry to map the same VA to a different
|
|
* physical page for each CPU, get_pcpu() must use the pc_self
|
|
* field to obtain a globally-unique pointer.
|
|
*/
|
|
#define get_pcpu() (PCPUP->pc_self)
|
|
|
|
#define PCPU_ADD(member, value) (PCPUP->pc_ ## member += (value))
|
|
#define PCPU_GET(member) (PCPUP->pc_ ## member)
|
|
#define PCPU_PTR(member) (&PCPUP->pc_ ## member)
|
|
#define PCPU_SET(member,value) (PCPUP->pc_ ## member = (value))
|
|
#define PCPU_LAZY_INC(member) (++PCPUP->pc_ ## member)
|
|
|
|
#ifdef SMP
|
|
/*
|
|
* Instantiate the wired TLB entry at PCPU_TLB_ENTRY to map 'pcpu' at 'pcpup'.
|
|
*/
|
|
void mips_pcpu_tlb_init(struct pcpu *pcpu);
|
|
#endif
|
|
|
|
#endif /* _KERNEL */
|
|
|
|
#endif /* !_MACHINE_PCPU_H_ */
|