6f92bdd0c1
- The apic interrupt entry points have been rewritten so that each entry point can serve 32 different vectors. When the entry is executed, it uses one of the 32-bit ISR registers to determine which vector in its assigned range was triggered. Thus, the apic code can support 159 different interrupt vectors with only 5 entry points. - We now always to disable the local APIC to work around an errata in certain PPros and then re-enable it again if we decide to use the APICs to route interrupts. - We no longer map IO APICs or local APICs using special page table entries. Instead, we just use pmap_mapdev(). We also no longer export the virtual address of the local APIC as a global symbol to the rest of the system, but only in local_apic.c. To aid this, the APIC ID of each CPU is exported as a per-CPU variable. - Interrupt sources are provided for each intpin on each IO APIC. Currently, each source is given a unique interrupt vector meaning that PCI interrupts are not shared on most machines with an I/O APIC. That mapping for interrupt sources to interrupt vectors is up to the APIC enumerator driver however. - We no longer probe to see if we need to use mixed mode to route IRQ 0, instead we always use mixed mode to route IRQ 0 for now. This can be disabled via the 'NO_MIXED_MODE' kernel option. - The npx(4) driver now always probes to see if a built-in FPU is present since this test can now be performed with the new APIC code. However, an SMP kernel will panic if there is more than one CPU and a built-in FPU is not found. - PCI interrupts are now properly routed when using APICs to route interrupts, so remove the hack to psuedo-route interrupts when the intpin register was read. - The apic.h header was moved to apicreg.h and a new apicvar.h header that declares the APIs used by the new APIC code was added.
161 lines
5.0 KiB
C
161 lines
5.0 KiB
C
/*-
|
|
* Copyright (c) Peter Wemm <peter@netplex.com.au>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_PCPU_H_
|
|
#define _MACHINE_PCPU_H_
|
|
|
|
#ifdef _KERNEL
|
|
|
|
#include <machine/segments.h>
|
|
#include <machine/tss.h>
|
|
|
|
/*
|
|
* The SMP parts are setup in pmap.c and locore.s for the BSP, and
|
|
* mp_machdep.c sets up the data for the AP's to "see" when they awake.
|
|
* The reason for doing it via a struct is so that an array of pointers
|
|
* to each CPU's data can be set up for things like "check curproc on all
|
|
* other processors"
|
|
*/
|
|
#define PCPU_MD_FIELDS \
|
|
struct pcpu *pc_prvspace; /* Self-reference */ \
|
|
struct pmap *pc_curpmap; \
|
|
struct i386tss pc_common_tss; \
|
|
struct segment_descriptor pc_common_tssd; \
|
|
struct segment_descriptor *pc_tss_gdt; \
|
|
int pc_currentldt; \
|
|
u_int pc_acpi_id; \
|
|
u_int pc_apic_id;
|
|
|
|
#if defined(lint)
|
|
|
|
extern struct pcpu *pcpup;
|
|
|
|
#define PCPU_GET(member) (pcpup->pc_ ## member)
|
|
#define PCPU_PTR(member) (&pcpup->pc_ ## member)
|
|
#define PCPU_SET(member,value) (pcpup->pc_ ## member = (value))
|
|
|
|
#elif defined(__GNUC__)
|
|
|
|
/*
|
|
* Evaluates to the byte offset of the per-cpu variable name.
|
|
*/
|
|
#define __pcpu_offset(name) \
|
|
__offsetof(struct pcpu, name)
|
|
|
|
/*
|
|
* Evaluates to the type of the per-cpu variable name.
|
|
*/
|
|
#define __pcpu_type(name) \
|
|
__typeof(((struct pcpu *)0)->name)
|
|
|
|
/*
|
|
* Evaluates to the address of the per-cpu variable name.
|
|
*/
|
|
#define __PCPU_PTR(name) ({ \
|
|
__pcpu_type(name) *__p; \
|
|
\
|
|
__asm __volatile("movl %%fs:%1,%0; addl %2,%0" \
|
|
: "=r" (__p) \
|
|
: "m" (*(struct pcpu *)(__pcpu_offset(pc_prvspace))), \
|
|
"i" (__pcpu_offset(name))); \
|
|
\
|
|
__p; \
|
|
})
|
|
|
|
/*
|
|
* Evaluates to the value of the per-cpu variable name.
|
|
*/
|
|
#define __PCPU_GET(name) ({ \
|
|
__pcpu_type(name) __result; \
|
|
\
|
|
if (sizeof(__result) == 1) { \
|
|
u_char __b; \
|
|
__asm __volatile("movb %%fs:%1,%0" \
|
|
: "=r" (__b) \
|
|
: "m" (*(u_char *)(__pcpu_offset(name)))); \
|
|
__result = *(__pcpu_type(name) *)(void *)&__b; \
|
|
} else if (sizeof(__result) == 2) { \
|
|
u_short __w; \
|
|
__asm __volatile("movw %%fs:%1,%0" \
|
|
: "=r" (__w) \
|
|
: "m" (*(u_short *)(__pcpu_offset(name)))); \
|
|
__result = *(__pcpu_type(name) *)(void *)&__w; \
|
|
} else if (sizeof(__result) == 4) { \
|
|
u_int __i; \
|
|
__asm __volatile("movl %%fs:%1,%0" \
|
|
: "=r" (__i) \
|
|
: "m" (*(u_int *)(__pcpu_offset(name)))); \
|
|
__result = *(__pcpu_type(name) *)(void *)&__i; \
|
|
} else { \
|
|
__result = *__PCPU_PTR(name); \
|
|
} \
|
|
\
|
|
__result; \
|
|
})
|
|
|
|
/*
|
|
* Sets the value of the per-cpu variable name to value val.
|
|
*/
|
|
#define __PCPU_SET(name, val) ({ \
|
|
__pcpu_type(name) __val = (val); \
|
|
\
|
|
if (sizeof(__val) == 1) { \
|
|
u_char __b; \
|
|
__b = *(u_char *)&__val; \
|
|
__asm __volatile("movb %1,%%fs:%0" \
|
|
: "=m" (*(u_char *)(__pcpu_offset(name))) \
|
|
: "r" (__b)); \
|
|
} else if (sizeof(__val) == 2) { \
|
|
u_short __w; \
|
|
__w = *(u_short *)&__val; \
|
|
__asm __volatile("movw %1,%%fs:%0" \
|
|
: "=m" (*(u_short *)(__pcpu_offset(name))) \
|
|
: "r" (__w)); \
|
|
} else if (sizeof(__val) == 4) { \
|
|
u_int __i; \
|
|
__i = *(u_int *)&__val; \
|
|
__asm __volatile("movl %1,%%fs:%0" \
|
|
: "=m" (*(u_int *)(__pcpu_offset(name))) \
|
|
: "r" (__i)); \
|
|
} else { \
|
|
*__PCPU_PTR(name) = __val; \
|
|
} \
|
|
})
|
|
|
|
#define PCPU_GET(member) __PCPU_GET(pc_ ## member)
|
|
#define PCPU_PTR(member) __PCPU_PTR(pc_ ## member)
|
|
#define PCPU_SET(member, val) __PCPU_SET(pc_ ## member, val)
|
|
|
|
#else
|
|
#error gcc or lint is required to use this file
|
|
#endif
|
|
|
|
#endif /* _KERNEL */
|
|
|
|
#endif /* ! _MACHINE_PCPU_H_ */
|