0b5ac7b6b9
SMP support for PowerPC G5 systems. r198724: Fix a race in casuword() exposed by csup. casuword() non-atomically read the current value of its argument before atomically replacing it, which could occasionally return the wrong value on an SMP system. This resulted in user mutex operations hanging when using threaded applications. r198723,198725,198731: Loop on blocked threads when using ULE scheduler, removing an XXX MP comment. r198427: Add some more paranoia to setting HID registers, and update the AIM clock routines to work better with SMP. r198378: Add SMP support on U3-based G5 systems. While here, correct the 64-bit tlbie function to set the CPU to 64-bit mode correctly. r198212: Don't assume that physical addresses are identity mapped. This allows the second processor on G5 systems to start.
207 lines
5.5 KiB
C
207 lines
5.5 KiB
C
/*-
|
|
* Copyright (C) 1995, 1996 Wolfgang Solfrank.
|
|
* Copyright (C) 1995, 1996 TooLs GmbH.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by TooLs GmbH.
|
|
* 4. The name of TooLs GmbH may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $NetBSD: clock.c,v 1.9 2000/01/19 02:52:19 msaitoh Exp $
|
|
*/
|
|
/*
|
|
* Copyright (C) 2001 Benno Rice.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
|
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/interrupt.h>
|
|
#include <sys/pcpu.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/timetc.h>
|
|
|
|
#include <dev/ofw/openfirm.h>
|
|
|
|
#include <machine/clock.h>
|
|
#include <machine/cpu.h>
|
|
#include <machine/intr.h>
|
|
#include <machine/md_var.h>
|
|
#include <machine/smp.h>
|
|
|
|
/*
|
|
* Initially we assume a processor with a bus frequency of 12.5 MHz.
|
|
*/
|
|
u_long ns_per_tick = 80;
|
|
static u_long ticks_per_sec = 12500000;
|
|
static long ticks_per_intr;
|
|
|
|
static timecounter_get_t decr_get_timecount;
|
|
|
|
static struct timecounter decr_timecounter = {
|
|
decr_get_timecount, /* get_timecount */
|
|
0, /* no poll_pps */
|
|
~0u, /* counter_mask */
|
|
0, /* frequency */
|
|
"decrementer" /* name */
|
|
};
|
|
|
|
void
|
|
decr_intr(struct trapframe *frame)
|
|
{
|
|
int32_t tick, nticks;
|
|
|
|
/*
|
|
* Check whether we are initialized.
|
|
*/
|
|
if (!ticks_per_intr)
|
|
return;
|
|
|
|
/*
|
|
* Based on the actual time delay since the last decrementer reload,
|
|
* we arrange for earlier interrupt next time.
|
|
*/
|
|
__asm ("mfdec %0" : "=r"(tick));
|
|
for (nticks = 0; tick < 0; nticks++)
|
|
tick += ticks_per_intr;
|
|
mtdec(tick);
|
|
|
|
while (nticks-- > 0) {
|
|
if (PCPU_GET(cpuid) == 0)
|
|
hardclock(TRAPF_USERMODE(frame), TRAPF_PC(frame));
|
|
else
|
|
hardclock_cpu(TRAPF_USERMODE(frame));
|
|
|
|
statclock(TRAPF_USERMODE(frame));
|
|
if (profprocs != 0)
|
|
profclock(TRAPF_USERMODE(frame), TRAPF_PC(frame));
|
|
}
|
|
}
|
|
|
|
void
|
|
decr_init(void)
|
|
{
|
|
struct cpuref cpu;
|
|
register_t msr;
|
|
|
|
/*
|
|
* Check the BSP's timebase frequency. Sometimes we can't find the BSP, so fall
|
|
* back to the first CPU in this case.
|
|
*/
|
|
|
|
if (platform_smp_get_bsp(&cpu) != 0)
|
|
platform_smp_first_cpu(&cpu);
|
|
|
|
ticks_per_sec = platform_timebase_freq(&cpu);
|
|
|
|
msr = mfmsr();
|
|
mtmsr(msr & ~PSL_EE);
|
|
|
|
ns_per_tick = 1000000000 / ticks_per_sec;
|
|
ticks_per_intr = ticks_per_sec / hz;
|
|
mtdec(ticks_per_intr);
|
|
|
|
set_cputicker(mftb, ticks_per_sec, 0);
|
|
|
|
mtmsr(msr);
|
|
}
|
|
|
|
#ifdef SMP
|
|
void
|
|
decr_ap_init(void)
|
|
{
|
|
|
|
}
|
|
#endif
|
|
|
|
void
|
|
decr_tc_init(void)
|
|
{
|
|
decr_timecounter.tc_frequency = ticks_per_sec;
|
|
tc_init(&decr_timecounter);
|
|
}
|
|
|
|
static unsigned
|
|
decr_get_timecount(struct timecounter *tc)
|
|
{
|
|
register_t tb;
|
|
|
|
__asm __volatile("mftb %0" : "=r"(tb));
|
|
return (tb);
|
|
}
|
|
|
|
/*
|
|
* Wait for about n microseconds (at least!).
|
|
*/
|
|
void
|
|
DELAY(int n)
|
|
{
|
|
u_quad_t tb, ttb;
|
|
|
|
tb = mftb();
|
|
ttb = tb + (n * 1000 + ns_per_tick - 1) / ns_per_tick;
|
|
while (tb < ttb)
|
|
tb = mftb();
|
|
}
|
|
|
|
/*
|
|
* Nothing to do.
|
|
*/
|
|
void
|
|
cpu_startprofclock(void)
|
|
{
|
|
|
|
/* Do nothing */
|
|
}
|
|
|
|
void
|
|
cpu_stopprofclock(void)
|
|
{
|
|
}
|