9d1f4f86c5
Move inappropriate stuff in cpu.h elsewhere:
{s,g}et_intr_mask -> md_var.h
num_tlbentries -> tlb.h
Remove #define clockframe trapframe and fix clock, which was the only place
this was used.
All the rest of this stuff was unused.
# we're not quite minimal yet, since we duplicate a few status register things
# here...
Inspired by: bde@
117 lines
3.8 KiB
C
117 lines
3.8 KiB
C
/* $OpenBSD: cpu.h,v 1.4 1998/09/15 10:50:12 pefo Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 1992, 1993
|
|
* The Regents of the University of California. All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* Ralph Campbell and Rick Macklem.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* Copyright (C) 1989 Digital Equipment Corporation.
|
|
* Permission to use, copy, modify, and distribute this software and
|
|
* its documentation for any purpose and without fee is hereby granted,
|
|
* provided that the above copyright notice appears in all copies.
|
|
* Digital Equipment Corporation makes no representations about the
|
|
* suitability of this software for any purpose. It is provided "as is"
|
|
* without express or implied warranty.
|
|
*
|
|
* from: @(#)cpu.h 8.4 (Berkeley) 1/4/94
|
|
* JNPR: cpu.h,v 1.9.2.2 2007/09/10 08:23:46 girish
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _MACHINE_CPU_H_
|
|
#define _MACHINE_CPU_H_
|
|
|
|
#include <machine/endian.h>
|
|
|
|
/* BEGIN: these are going away */
|
|
|
|
#define SR_KSU_MASK 0x00000018
|
|
#define SR_KSU_USER 0x00000010
|
|
#define SR_KSU_SUPER 0x00000008
|
|
#define SR_KSU_KERNEL 0x00000000
|
|
|
|
#define soft_int_mask(softintr) (1 << ((softintr) + 8))
|
|
#define hard_int_mask(hardintr) (1 << ((hardintr) + 10))
|
|
|
|
/* END: These are going away */
|
|
|
|
/*
|
|
* The first TLB entry that write random hits.
|
|
* TLB entry 0 maps the kernel stack of the currently running thread
|
|
* TLB entry 1 maps the pcpu area of processor (only for SMP builds)
|
|
*/
|
|
#define KSTACK_TLB_ENTRY 0
|
|
#ifdef SMP
|
|
#define PCPU_TLB_ENTRY 1
|
|
#define VMWIRED_ENTRIES 2
|
|
#else
|
|
#define VMWIRED_ENTRIES 1
|
|
#endif /* SMP */
|
|
|
|
/*
|
|
* The number of process id entries.
|
|
*/
|
|
#define VMNUM_PIDS 256
|
|
|
|
/*
|
|
* Exported definitions unique to mips cpu support.
|
|
*/
|
|
|
|
#ifndef _LOCORE
|
|
#include <machine/cpufunc.h>
|
|
#include <machine/frame.h>
|
|
|
|
#define TRAPF_USERMODE(framep) (((framep)->sr & SR_KSU_USER) != 0)
|
|
#define TRAPF_PC(framep) ((framep)->pc)
|
|
#define cpu_getstack(td) ((td)->td_frame->sp)
|
|
#define cpu_setstack(td, nsp) ((td)->td_frame->sp = (nsp))
|
|
#define cpu_spinwait() /* nothing */
|
|
|
|
/*
|
|
* A machine-independent interface to the CPU's counter.
|
|
*/
|
|
static __inline uint64_t
|
|
get_cyclecount(void)
|
|
{
|
|
return (mips_rd_count());
|
|
}
|
|
#endif /* !_LOCORE */
|
|
|
|
#if defined(_KERNEL) && !defined(_LOCORE)
|
|
|
|
extern char btext[];
|
|
extern char etext[];
|
|
|
|
void swi_vm(void *);
|
|
void cpu_halt(void);
|
|
void cpu_reset(void);
|
|
|
|
#endif /* _KERNEL */
|
|
#endif /* !_MACHINE_CPU_H_ */
|