eb975edd06
reserved bits in the port that must be zero are 24:30, not 20:30. Bits 16:23 are used to set the bus number. This meant that when we tested for config mechanism #1, if the previous PCI configuration transaction sent used a bus number greater than 15, one of the bits in 20:23 would be non-zero and we would fail to use config mechanism #1 and thus fail to see that PCI existed on the machine at all. Obtained from: Shanley's PCI System Architecture book Tested by: des Proxied through: njl
55 lines
2.1 KiB
C
55 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 1997, Stefan Esser <se@freebsd.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice unmodified, this list of conditions, and the following
|
|
* disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#define CONF1_ADDR_PORT 0x0cf8
|
|
#define CONF1_DATA_PORT 0x0cfc
|
|
|
|
#define CONF1_ENABLE 0x80000000ul
|
|
#define CONF1_ENABLE_CHK 0x80000000ul
|
|
#define CONF1_ENABLE_MSK 0x7f000000ul
|
|
#define CONF1_ENABLE_CHK1 0xff000001ul
|
|
#define CONF1_ENABLE_MSK1 0x80000001ul
|
|
#define CONF1_ENABLE_RES1 0x80000000ul
|
|
|
|
#define CONF2_ENABLE_PORT 0x0cf8
|
|
#ifdef PC98
|
|
#define CONF2_FORWARD_PORT 0x0cf9
|
|
#else
|
|
#define CONF2_FORWARD_PORT 0x0cfa
|
|
#endif
|
|
|
|
#define CONF2_ENABLE_CHK 0x0e
|
|
#define CONF2_ENABLE_RES 0x0e
|
|
|
|
int pci_cfgregopen(void);
|
|
u_int32_t pci_cfgregread(int bus, int slot, int func, int reg, int bytes);
|
|
void pci_cfgregwrite(int bus, int slot, int func, int reg, u_int32_t data, int bytes);
|
|
int pci_cfgintr(int bus, int device, int pin, int oldirq);
|
|
int pci_probe_route_table(int bus);
|