becd984900
When the guest is bringing up the APs in the x2APIC mode a write to the ICR register will now trigger a return to userspace with an exitcode of VM_EXITCODE_SPINUP_AP. This gets SMP guests working again with x2APIC. Change the vlapic timer lock to be a spinlock because the vlapic can be accessed from within a critical section (vm run loop) when guest is using x2apic mode. Reviewed by: grehan@
192 lines
4.1 KiB
C
192 lines
4.1 KiB
C
/*-
|
|
* Copyright (c) 2011 NetApp, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/smp.h>
|
|
|
|
#include <x86/specialreg.h>
|
|
#include <x86/apicreg.h>
|
|
|
|
#include <machine/vmm.h>
|
|
#include "vmm_ipi.h"
|
|
#include "vmm_lapic.h"
|
|
#include "vlapic.h"
|
|
|
|
int
|
|
lapic_pending_intr(struct vm *vm, int cpu)
|
|
{
|
|
struct vlapic *vlapic;
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
|
|
return (vlapic_pending_intr(vlapic));
|
|
}
|
|
|
|
void
|
|
lapic_intr_accepted(struct vm *vm, int cpu, int vector)
|
|
{
|
|
struct vlapic *vlapic;
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
|
|
vlapic_intr_accepted(vlapic, vector);
|
|
}
|
|
|
|
int
|
|
lapic_set_intr(struct vm *vm, int cpu, int vector, bool level)
|
|
{
|
|
struct vlapic *vlapic;
|
|
|
|
if (cpu < 0 || cpu >= VM_MAXCPU)
|
|
return (EINVAL);
|
|
|
|
if (vector < 32 || vector > 255)
|
|
return (EINVAL);
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
vlapic_set_intr_ready(vlapic, vector, level);
|
|
|
|
vcpu_notify_event(vm, cpu);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static boolean_t
|
|
x2apic_msr(u_int msr)
|
|
{
|
|
if (msr >= 0x800 && msr <= 0xBFF)
|
|
return (TRUE);
|
|
else
|
|
return (FALSE);
|
|
}
|
|
|
|
static u_int
|
|
x2apic_msr_to_regoff(u_int msr)
|
|
{
|
|
|
|
return ((msr - 0x800) << 4);
|
|
}
|
|
|
|
boolean_t
|
|
lapic_msr(u_int msr)
|
|
{
|
|
|
|
if (x2apic_msr(msr) || (msr == MSR_APICBASE))
|
|
return (TRUE);
|
|
else
|
|
return (FALSE);
|
|
}
|
|
|
|
int
|
|
lapic_rdmsr(struct vm *vm, int cpu, u_int msr, uint64_t *rval, bool *retu)
|
|
{
|
|
int error;
|
|
u_int offset;
|
|
struct vlapic *vlapic;
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
|
|
if (msr == MSR_APICBASE) {
|
|
*rval = vlapic_get_apicbase(vlapic);
|
|
error = 0;
|
|
} else {
|
|
offset = x2apic_msr_to_regoff(msr);
|
|
error = vlapic_read(vlapic, offset, rval, retu);
|
|
}
|
|
|
|
return (error);
|
|
}
|
|
|
|
int
|
|
lapic_wrmsr(struct vm *vm, int cpu, u_int msr, uint64_t val, bool *retu)
|
|
{
|
|
int error;
|
|
u_int offset;
|
|
struct vlapic *vlapic;
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
|
|
if (msr == MSR_APICBASE) {
|
|
vlapic_set_apicbase(vlapic, val);
|
|
error = 0;
|
|
} else {
|
|
offset = x2apic_msr_to_regoff(msr);
|
|
error = vlapic_write(vlapic, offset, val, retu);
|
|
}
|
|
|
|
return (error);
|
|
}
|
|
|
|
int
|
|
lapic_mmio_write(void *vm, int cpu, uint64_t gpa, uint64_t wval, int size,
|
|
void *arg)
|
|
{
|
|
int error;
|
|
uint64_t off;
|
|
struct vlapic *vlapic;
|
|
|
|
off = gpa - DEFAULT_APIC_BASE;
|
|
|
|
/*
|
|
* Memory mapped local apic accesses must be 4 bytes wide and
|
|
* aligned on a 16-byte boundary.
|
|
*/
|
|
if (size != 4 || off & 0xf)
|
|
return (EINVAL);
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
error = vlapic_write(vlapic, off, wval, arg);
|
|
return (error);
|
|
}
|
|
|
|
int
|
|
lapic_mmio_read(void *vm, int cpu, uint64_t gpa, uint64_t *rval, int size,
|
|
void *arg)
|
|
{
|
|
int error;
|
|
uint64_t off;
|
|
struct vlapic *vlapic;
|
|
|
|
off = gpa - DEFAULT_APIC_BASE;
|
|
|
|
/*
|
|
* Memory mapped local apic accesses must be 4 bytes wide and
|
|
* aligned on a 16-byte boundary.
|
|
*/
|
|
if (size != 4 || off & 0xf)
|
|
return (EINVAL);
|
|
|
|
vlapic = vm_lapic(vm, cpu);
|
|
error = vlapic_read(vlapic, off, rval, arg);
|
|
return (error);
|
|
}
|