f97bf60469
- Use ptoa() instead of the archaic ctob(). - Use pagezero() to zero a PDP page. - Remove PA_MIN_ADDRESS, orphaned by r351742. - Remove unneeded parens and an unnecessary control flow statement. Reported by: alc Reviewed by: alc, kib Sponsored by: The FreeBSD Foundation Differential Revision: https://reviews.freebsd.org/D21495
251 lines
8.0 KiB
C
251 lines
8.0 KiB
C
/*-
|
|
* SPDX-License-Identifier: BSD-4-Clause
|
|
*
|
|
* Copyright (c) 1990 The Regents of the University of California.
|
|
* All rights reserved.
|
|
* Copyright (c) 1994 John S. Dyson
|
|
* All rights reserved.
|
|
* Copyright (c) 2003 Peter Wemm
|
|
* All rights reserved.
|
|
*
|
|
* This code is derived from software contributed to Berkeley by
|
|
* William Jolitz.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* from: @(#)vmparam.h 5.9 (Berkeley) 5/12/91
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
|
|
#ifndef _MACHINE_VMPARAM_H_
|
|
#define _MACHINE_VMPARAM_H_ 1
|
|
|
|
/*
|
|
* Machine dependent constants for AMD64.
|
|
*/
|
|
|
|
/*
|
|
* Virtual memory related constants, all in bytes
|
|
*/
|
|
#define MAXTSIZ (32768UL*1024*1024) /* max text size */
|
|
#ifndef DFLDSIZ
|
|
#define DFLDSIZ (32768UL*1024*1024) /* initial data size limit */
|
|
#endif
|
|
#ifndef MAXDSIZ
|
|
#define MAXDSIZ (32768UL*1024*1024) /* max data size */
|
|
#endif
|
|
#ifndef DFLSSIZ
|
|
#define DFLSSIZ (8UL*1024*1024) /* initial stack size limit */
|
|
#endif
|
|
#ifndef MAXSSIZ
|
|
#define MAXSSIZ (512UL*1024*1024) /* max stack size */
|
|
#endif
|
|
#ifndef SGROWSIZ
|
|
#define SGROWSIZ (128UL*1024) /* amount to grow stack */
|
|
#endif
|
|
|
|
/*
|
|
* We provide a machine specific single page allocator through the use
|
|
* of the direct mapped segment. This uses 2MB pages for reduced
|
|
* TLB pressure.
|
|
*/
|
|
#define UMA_MD_SMALL_ALLOC
|
|
|
|
/*
|
|
* The physical address space is densely populated.
|
|
*/
|
|
#define VM_PHYSSEG_DENSE
|
|
|
|
/*
|
|
* The number of PHYSSEG entries must be one greater than the number
|
|
* of phys_avail entries because the phys_avail entry that spans the
|
|
* largest physical address that is accessible by ISA DMA is split
|
|
* into two PHYSSEG entries.
|
|
*/
|
|
#define VM_PHYSSEG_MAX 63
|
|
|
|
/*
|
|
* Create two free page pools: VM_FREEPOOL_DEFAULT is the default pool
|
|
* from which physical pages are allocated and VM_FREEPOOL_DIRECT is
|
|
* the pool from which physical pages for page tables and small UMA
|
|
* objects are allocated.
|
|
*/
|
|
#define VM_NFREEPOOL 2
|
|
#define VM_FREEPOOL_DEFAULT 0
|
|
#define VM_FREEPOOL_DIRECT 1
|
|
|
|
/*
|
|
* Create up to three free page lists: VM_FREELIST_DMA32 is for physical pages
|
|
* that have physical addresses below 4G but are not accessible by ISA DMA,
|
|
* and VM_FREELIST_ISADMA is for physical pages that are accessible by ISA
|
|
* DMA.
|
|
*/
|
|
#define VM_NFREELIST 3
|
|
#define VM_FREELIST_DEFAULT 0
|
|
#define VM_FREELIST_DMA32 1
|
|
#define VM_FREELIST_LOWMEM 2
|
|
|
|
#define VM_LOWMEM_BOUNDARY (16 << 20) /* 16MB ISA DMA limit */
|
|
|
|
/*
|
|
* Create the DMA32 free list only if the number of physical pages above
|
|
* physical address 4G is at least 16M, which amounts to 64GB of physical
|
|
* memory.
|
|
*/
|
|
#define VM_DMA32_NPAGES_THRESHOLD 16777216
|
|
|
|
/*
|
|
* An allocation size of 16MB is supported in order to optimize the
|
|
* use of the direct map by UMA. Specifically, a cache line contains
|
|
* at most 8 PDEs, collectively mapping 16MB of physical memory. By
|
|
* reducing the number of distinct 16MB "pages" that are used by UMA,
|
|
* the physical memory allocator reduces the likelihood of both 2MB
|
|
* page TLB misses and cache misses caused by 2MB page TLB misses.
|
|
*/
|
|
#define VM_NFREEORDER 13
|
|
|
|
/*
|
|
* Enable superpage reservations: 1 level.
|
|
*/
|
|
#ifndef VM_NRESERVLEVEL
|
|
#define VM_NRESERVLEVEL 1
|
|
#endif
|
|
|
|
/*
|
|
* Level 0 reservations consist of 512 pages.
|
|
*/
|
|
#ifndef VM_LEVEL_0_ORDER
|
|
#define VM_LEVEL_0_ORDER 9
|
|
#endif
|
|
|
|
#ifdef SMP
|
|
#define PA_LOCK_COUNT 256
|
|
#endif
|
|
|
|
/*
|
|
* Virtual addresses of things. Derived from the page directory and
|
|
* page table indexes from pmap.h for precision.
|
|
*
|
|
* 0x0000000000000000 - 0x00007fffffffffff user map
|
|
* 0x0000800000000000 - 0xffff7fffffffffff does not exist (hole)
|
|
* 0xffff800000000000 - 0xffff804020100fff recursive page table (512GB slot)
|
|
* 0xffff804020100fff - 0xffff807fffffffff unused
|
|
* 0xffff808000000000 - 0xffff847fffffffff large map (can be tuned up)
|
|
* 0xffff848000000000 - 0xfffff7ffffffffff unused (large map extends there)
|
|
* 0xfffff80000000000 - 0xfffffbffffffffff 4TB direct map
|
|
* 0xfffffc0000000000 - 0xfffffdffffffffff unused
|
|
* 0xfffffe0000000000 - 0xffffffffffffffff 2TB kernel map
|
|
*
|
|
* Within the kernel map:
|
|
*
|
|
* 0xfffffe0000000000 vm_page_array
|
|
* 0xffffffff80000000 KERNBASE
|
|
*/
|
|
|
|
#define VM_MIN_KERNEL_ADDRESS KVADDR(KPML4BASE, 0, 0, 0)
|
|
#define VM_MAX_KERNEL_ADDRESS KVADDR(KPML4BASE + NKPML4E - 1, \
|
|
NPDPEPG-1, NPDEPG-1, NPTEPG-1)
|
|
|
|
#define DMAP_MIN_ADDRESS KVADDR(DMPML4I, 0, 0, 0)
|
|
#define DMAP_MAX_ADDRESS KVADDR(DMPML4I + NDMPML4E, 0, 0, 0)
|
|
|
|
#define LARGEMAP_MIN_ADDRESS KVADDR(LMSPML4I, 0, 0, 0)
|
|
#define LARGEMAP_MAX_ADDRESS KVADDR(LMEPML4I + 1, 0, 0, 0)
|
|
|
|
#define KERNBASE KVADDR(KPML4I, KPDPI, 0, 0)
|
|
|
|
#define UPT_MAX_ADDRESS KVADDR(PML4PML4I, PML4PML4I, PML4PML4I, PML4PML4I)
|
|
#define UPT_MIN_ADDRESS KVADDR(PML4PML4I, 0, 0, 0)
|
|
|
|
#define VM_MAXUSER_ADDRESS UVADDR(NUPML4E, 0, 0, 0)
|
|
|
|
#define SHAREDPAGE (VM_MAXUSER_ADDRESS - PAGE_SIZE)
|
|
#define USRSTACK SHAREDPAGE
|
|
|
|
#define VM_MAX_ADDRESS UPT_MAX_ADDRESS
|
|
#define VM_MIN_ADDRESS (0)
|
|
|
|
/*
|
|
* XXX Allowing dmaplimit == 0 is a temporary workaround for vt(4) efifb's
|
|
* early use of PHYS_TO_DMAP before the mapping is actually setup. This works
|
|
* because the result is not actually accessed until later, but the early
|
|
* vt fb startup needs to be reworked.
|
|
*/
|
|
#define PMAP_HAS_DMAP 1
|
|
#define PHYS_TO_DMAP(x) ({ \
|
|
KASSERT(dmaplimit == 0 || (x) < dmaplimit, \
|
|
("physical address %#jx not covered by the DMAP", \
|
|
(uintmax_t)x)); \
|
|
(x) | DMAP_MIN_ADDRESS; })
|
|
|
|
#define DMAP_TO_PHYS(x) ({ \
|
|
KASSERT((x) < (DMAP_MIN_ADDRESS + dmaplimit) && \
|
|
(x) >= DMAP_MIN_ADDRESS, \
|
|
("virtual address %#jx not covered by the DMAP", \
|
|
(uintmax_t)x)); \
|
|
(x) & ~DMAP_MIN_ADDRESS; })
|
|
|
|
/*
|
|
* amd64 maps the page array into KVA so that it can be more easily
|
|
* allocated on the correct memory domains.
|
|
*/
|
|
#define PMAP_HAS_PAGE_ARRAY 1
|
|
|
|
/*
|
|
* How many physical pages per kmem arena virtual page.
|
|
*/
|
|
#ifndef VM_KMEM_SIZE_SCALE
|
|
#define VM_KMEM_SIZE_SCALE (1)
|
|
#endif
|
|
|
|
/*
|
|
* Optional ceiling (in bytes) on the size of the kmem arena: 60% of the
|
|
* kernel map.
|
|
*/
|
|
#ifndef VM_KMEM_SIZE_MAX
|
|
#define VM_KMEM_SIZE_MAX ((VM_MAX_KERNEL_ADDRESS - \
|
|
VM_MIN_KERNEL_ADDRESS + 1) * 3 / 5)
|
|
#endif
|
|
|
|
/* initial pagein size of beginning of executable file */
|
|
#ifndef VM_INITIAL_PAGEIN
|
|
#define VM_INITIAL_PAGEIN 16
|
|
#endif
|
|
|
|
#define ZERO_REGION_SIZE (2 * 1024 * 1024) /* 2MB */
|
|
|
|
/*
|
|
* Use a fairly large batch size since we expect amd64 systems to have lots of
|
|
* memory.
|
|
*/
|
|
#define VM_BATCHQUEUE_SIZE 31
|
|
|
|
#endif /* _MACHINE_VMPARAM_H_ */
|